

EAST SEARCH 09/24/2007 TLM

	Type	L #	Hits	Search Text	DBs
1	BRS	L1	1548	712/209,210,233,300.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
2	BRS	L2	238	711/123.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
3	BRS	L3	183	711/210.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Type	L #	Hits	Search Text	DBs
4	BRS	L4	138	714/53.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
5	BRS	L5	803	714/710,711.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
6	BRS	L6	267	712/213.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Type	L #	Hits	Search Text	DBs
7	BRS	L7	689	instruction adj exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L8	474	L7 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L9	112	L8 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L10	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B
11	BRS	L11	223	L10 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
12	BRS	L12	51	L11 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L14	102	L10 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L17	51	L11 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L19	0	L10 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
16	BRS	L20	0	instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
17	BRS	L25	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BRS	L26	77	L25 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
19	BRS	L28	23632	((constant\$2 or immediate\$2) near4 separate\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L29	269	L28 instruction contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
21	BRS	L30	171	L29 pointer\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
22	BRS	L31	170	L30 (memory or register\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L32	689	instruction adj exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L33	474	L32 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L34	112	L33 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
26	BRS	L36	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
27	BRS	L37	77	L36 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L39	1	((constant\$2 or immediate\$2) near4 separate\$3) near3 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L40	1	((constant\$2 or immediate\$2) near4 separate\$3) near4 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L41	170	L31 stor\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
31	BRS	L42	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
32	BRS	L43	223	L42 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L44	51	L43 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L45	102	L42 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS	L48	0	L42 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
36	BRS	L49	803	714/710.ccls. or 714/711.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
37	BRS	L50	92	L49 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L51	90	L50 memory	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS	L52	177	(memory adj patch\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L55	51	L43 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
41	BRS	L59	54	"L323" contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
42	BRS	L61	1018	microsequencer	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L62	218	L61 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L63	187	L62 memory	US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L64	39	L52 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
46	BRS	L65	0	instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
47	BRS	L66	54	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
48	BRS	L67	59	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
49	BRS	L68	27	(instruction near2 cache near2 width) and instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Type	L #	Hits	Search Text	DBs
50	BRS	L69	153	((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
51	BRS	L73	104	(instruction near2 cache) and ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
52	BRS	L18	1	L15 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BRS	L56	1	L46 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
54	BRS	L60	1	"6308258".pn.	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L72	1	(instruction near2 cache near2 width) same instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
56	BRS	L13	85	L9 not L12	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L15	42	L14 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L16	9	L12 not L15	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
59	BRS	L21	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L22	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
61	BRS	L23	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L24	14	L23 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L27	11	L26 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
64	BRS	L35	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L38	11	L37 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
66	BRS	L46	42	L45 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L47	9	L44 not L46	US- PGPUB; USPAT; USOCR; IBM_TD B
68	BRS	L53	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
69	BRS	L54	14	L53 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L57	85	L34 not L44	US- PGPUB; USPAT; USOCR; IBM_TD B
71	BRS	L58	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L70	34	((combin\$3 or merg\$3) near4 instruction near4 (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Type	L #	Hits	Search Text	DBs
73	BRS	L71	5	(instruction near2 cache) same ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
74	BRS	L74	13	(instruction near2 cache near2 width) and instruction near2 (extension)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
75	BRS	L75	65	instruction near2 extension near2 cache	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Type	L #	Hits	Search Text	DBs
1	BRS	L2	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
2	BRS	L6	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
3	BRS	L7	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
4	BRS	L8	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
5	BRS	L9	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
6	BRS	L10	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
7	BRS	L11	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L12	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L17	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L18	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
11	BRS	L19	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
12	BRS	L23	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L24	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L25	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L26	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
16	BRS	L27	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
17	BRS	L28	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BRS	L29	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
19	BRS	L30	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L31	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
21	BRS	L32	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
22	BRS	L33	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L47	506	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L51	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L53	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
26	BRS	L54	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
27	BRS	L57	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L69	2	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L77	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L85	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
31	BRS	L86	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
32	BRS	L91	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L97	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L98	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS	L99	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
36	BRS	L100	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
37	BRS	L103	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L114	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS	L115	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L117	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
41	BRS	L118	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
42	BRS	L119	506	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L122	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L123	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L124	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
46	BRS	L126	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
47	BRS	L127	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
48	BRS	L128	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
49	BRS	L129	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
50	BRS	L130	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
51	BRS	L131	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
52	BRS	L132	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BRS	L133	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
54	BRS	L134	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L135	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
56	BRS	L136	2	(fixed adj length) (bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L137	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L138	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
59	BRS	L140	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L168	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
61	BRS	L199	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L200	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L208	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
64	BRS	L245	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L250	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
66	BRS	L251	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L252	0	luick-david.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
68	BRS	L253	0	luick-david-.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
69	BRS	L254	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L255	0	prener-daniel.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
71	BRS	L256	39	prener.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L257	0	rivers-jude.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
73	BRS	L260	2	sathaye-sumedh.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
74	BRS	L261	25	wellman-john-david.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
75	BRS	L262	1	L259 ((code adj page\$2) or codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
76	BRS	L263	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
77	BRS	L264	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
78	BRS	L265	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
79	BRS	L267	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
80	BRS	L268	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
81	BRS	L269	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
82	BRS	L270	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
83	BRS	L271	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
84	BRS	L272	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
85	BRS	L273	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
86	BRS	L274	2	(fixed adj length) (bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
87	BRS	L275	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
88	BRS	L276	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
89	BRS	L277	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
90	BRS	L278	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
91	BRS	L279	506	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
92	BRS	L280	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
93	BRS	L281	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
94	BRS	L282	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
95	BRS	L283	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
96	BRS	L284	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
97	BRS	L285	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
98	BRS	L286	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
99	BRS	L287	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
100	BRS	L288	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
101	BRS	L289	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
102	BRS	L290	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
103	BRS	L291	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
104	BRS	L292	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
105	BRS	L293	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
106	BRS	L294	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
107	BRS	L295	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
108	BRS	L296	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
109	BRS	L297	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
110	BRS	L298	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
111	BRS	L299	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
112	BRS	L304	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
113	BRS	L306	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
114	BRS	L307	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
115	BRS	L308	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
116	BRS	L309	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
117	BRS	L310	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
118	BRS	L311	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
119	BRS	L312	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
120	BRS	L313	506	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
121	BRS	L314	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
122	BRS	L315	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
123	BRS	L316	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
124	BRS	L317	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
125	BRS	L322	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
126	BRS	L323	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
127	BRS	L324	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
128	BRS	L325	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
129	BRS	L326	2	(fixed adj length) (bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
130	BRS	L59	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
131	BRS	L68	1	(fixed adj length) (bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
132	BRS	L78	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
133	BRS	L79	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
134	BRS	L80	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
135	BRS	L109	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
136	BRS	L116	1	(fixed adj length) (bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
137	BRS	L121	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
138	BRS	L125	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
139	BRS	L139	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
140	BRS	L300	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
141	BRS	L303	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
142	BRS	L318	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
143	BRS	L319	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
144	BRS	L320	1	(fixed adj length) (bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
145	BRS	L321	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
146	BRS	L329	1	(fixed adj length) (bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
147	BRS	L330	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
148	BRS	L331	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
149	BRS	L332	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
150	BRS	L1	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
151	BRS	L3	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
152	BRS	L4	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
153	BRS	L5	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
154	BRS	L13	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
155	BRS	L14	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
156	BRS	L15	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
157	BRS	L16	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
158	BRS	L21	36	L20 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
159	BRS	L22	12	L21 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
160	BRS	L34	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
161	BRS	L35	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
162	BRS	L36	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
163	BRS	L37	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
164	BRS	L38	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
165	BRS	L39	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
166	BRS	L40	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
167	BRS	L41	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
168	BRS	L43	36	L42 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
169	BRS	L44	12	L43 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
170	BRS	L45	2	L43 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
171	BRS	L46	6	L32 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
172	BRS	L48	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
173	BRS	L49	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
174	BRS	L50	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
175	BRS	L52	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
176	BRS	L55	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
177	BRS	L56	7	L55 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
178	BRS	L58	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
179	BRS	L60	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
180	BRS	L61	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
181	BRS	L62	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
182	BRS	L63	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
183	BRS	L64	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
184	BRS	L65	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
185	BRS	L66	44	(fixed adj length) (bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
186	BRS	L67	43	(fixed adj length) (bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
187	BRS	L70	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
188	BRS	L71	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
189	BRS	L74	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
190	BRS	L75	32	L73 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
191	BRS	L76	25	L75 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
192	BRS	L81	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
193	BRS	L82	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
194	BRS	L83	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
195	BRS	L84	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
196	BRS	L87	36	L86 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
197	BRS	L88	2	L87 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
198	BRS	L89	6	L85 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
199	BRS	L90	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
200	BRS	L92	44	(fixed adj length) (bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
201	BRS	L93	43	(fixed adj length) (bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
202	BRS	L94	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
203	BRS	L102	36	L101 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
204	BRS	L104	12	L102 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
205	BRS	L105	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
206	BRS	L106	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
207	BRS	L107	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
208	BRS	L108	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
209	BRS	L110	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
210	BRS	L111	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
211	BRS	L112	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
212	BRS	L113	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
213	BRS	L120	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
214	BRS	L141	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
215	BRS	L142	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
216	BRS	L143	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
217	BRS	L144	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
218	BRS	L145	12	L87 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
219	BRS	L146	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
220	BRS	L147	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
221	BRS	L148	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
222	BRS	L149	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
223	BRS	L150	7	L149 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
224	BRS	L151	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
225	BRS	L152	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
226	BRS	L153	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
227	BRS	L154	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
228	BRS	L155	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
229	BRS	L156	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
230	BRS	L157	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
231	BRS	L158	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
232	BRS	L159	32	L95 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
233	BRS	L160	25	L159 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
234	BRS	L161	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
235	BRS	L163	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
236	BRS	L164	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
237	BRS	L165	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
238	BRS	L166	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
239	BRS	L167	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
240	BRS	L170	36	L169 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
241	BRS	L171	12	L170 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
242	BRS	L172	2	L170 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
243	BRS	L173	6	L168 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
244	BRS	L174	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
245	BRS	L175	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
246	BRS	L176	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
247	BRS	L177	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
248	BRS	L178	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
249	BRS	L179	7	L178 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
250	BRS	L180	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
251	BRS	L181	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
252	BRS	L182	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
253	BRS	L183	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
254	BRS	L184	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
255	BRS	L185	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
256	BRS	L186	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
257	BRS	L187	44	(fixed adj length) (bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
258	BRS	L188	43	(fixed adj length) (bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
259	BRS	L189	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
260	BRS	L190	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
261	BRS	L191	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
262	BRS	L193	32	L192 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
263	BRS	L194	25	L193 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
264	BRS	L195	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
265	BRS	L196	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
266	BRS	L197	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
267	BRS	L198	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
268	BRS	L201	36	L200 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
269	BRS	L202	2	L201 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
270	BRS	L203	6	L199 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
271	BRS	L204	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
272	BRS	L205	44	(fixed adj length) (bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
273	BRS	L206	43	(fixed adj length) (bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
274	BRS	L207	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
275	BRS	L210	36	L209 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
276	BRS	L211	12	L210 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
277	BRS	L212	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
278	BRS	L213	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
279	BRS	L214	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
280	BRS	L215	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
281	BRS	L216	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
282	BRS	L217	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
283	BRS	L218	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
284	BRS	L219	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
285	BRS	L220	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
286	BRS	L221	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
287	BRS	L222	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
288	BRS	L223	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
289	BRS	L224	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
290	BRS	L225	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
291	BRS	L226	12	L201 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
292	BRS	L227	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
293	BRS	L228	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
294	BRS	L229	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
295	BRS	L230	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
296	BRS	L231	7	L230 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
297	BRS	L232	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
298	BRS	L233	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
299	BRS	L234	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
300	BRS	L235	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
301	BRS	L236	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
302	BRS	L237	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
303	BRS	L238	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
304	BRS	L239	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
305	BRS	L241	32	L240 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
306	BRS	L242	25	L241 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
307	BRS	L243	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
308	BRS	L244	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
309	BRS	L266	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
310	BRS	L301	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
311	BRS	L302	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
312	BRS	L305	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
313	BRS	L327	36	L246 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
314	BRS	L328	12	L327 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
315	BRS	L333	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
316	BRS	L334	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
317	BRS	L335	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
318	BRS	L336	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
319	BRS	L337	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
320	BRS	L338	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
321	BRS	L339	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
322	BRS	L20	117	L18 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
323	BRS	L42	117	L32 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
324	BRS	L101	117	L100 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
325	BRS	L162	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
326	BRS	L169	117	L168 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
327	BRS	L209	117	L208 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
328	BRS	L246	117	L245 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
329	BRS	L247	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
330	BRS	L259	127	712/210.ccls or 712/209.ccls. (instruction adj word\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
331	BRS	L73	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
332	BRS	L95	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
333	BRS	L192	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
334	BRS	L240	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
335	BRS	L72	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
336	BRS	L96	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
337	BRS	L248	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
338	BRS	L249	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
339	BRS	L258	649	rivers.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
340	BRS	L340	1	combin\$3.clm. and instruction.clm. and word.clm. and code.clm. and page.clm. and partition\$3.clm.	US- PGPUB

	Type	Ref #	Hits	Search Text	DBs
1	BRS	S1	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
2	BRS	S2	13	S1 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
3	BRS	S3	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
4	BRS	S4	13	S3 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
5	BRS	S5	2	S4 width	US-PGPUB; USPAT; USOCR; IBM_TDB
6	BRS	S6	13	S4 length	US-PGPUB; USPAT; USOCR; IBM_TDB
7	BRS	S7	13	S4 size	US-PGPUB; USPAT; USOCR; IBM_TDB
8	BRS	S8	0	S4 n-bits	US-PGPUB; USPAT; USOCR; IBM_TDB
9	BRS	S9	1	S4 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
10	BRS	S10	13	S4 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
11	BRS	S11	10	S4 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Type	Ref #	Hits	Search Text	DBs
12	BRS	S12	0	S4 ((variable adj size) near instruction)	US-PGPUB; USPAT; USOCR; IBM_TDB
13	BRS	S13	0	S4 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
14	BRS	S14	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
15	BRS	S15	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
16	BRS	S24	13	S18 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
17	BRS	S17	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
18	BRS	S20	13	S18 length	US-PGPUB; USPAT; USOCR; IBM_TDB
19	BRS	S21	13	S18 size	US-PGPUB; USPAT; USOCR; IBM_TDB
20	BRS	S22	0	S18 n-bits	US-PGPUB; USPAT; USOCR; IBM_TDB
21	BRS	S26	0	S18 ((variable adj size) near instruction)	US-PGPUB; USPAT; USOCR; IBM_TDB
22	BRS	S27	0	S18 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Type	Ref #	Hits	Search Text	DBs
23	BRS	S23	1	S18 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
24	BRS	S16	13	S14 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
25	BRS	S18	13	S17 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
26	BRS	S19	2	S18 width	US-PGPUB; USPAT; USOCR; IBM_TDB
27	BRS	S25	10	S18 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB
28	BRS	S28	9	("5666510").URPN.	USPAT

EIC NPL SEARCH TLM 09/24/2007

10/720,585

Set	Items	Description
S1	12846120	COMMAND? ? OR INSTRUCTION? ? OR PROGRAM? OR PROGRAMME? ? OR
		CODE? OR CODING? OR FUNCTION?
S2	725270	S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR UNIFIE? ?
		OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU?
		OR I- NCORPORAT?)
S3	2518375	ENTEN? OR PREDICAT? OR PREFIX? OR PRE() (FIX???) OR SUFFIX?
		OR MMX OR MODIF?
S4	42784	S2 AND S3
S5	839	S4(5N) (STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE-
		P??? OR WRIT??? OR UPDAT?)
S6	1372702	BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE?
S7	66406	S6(3N) (SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR NECESS?
		OR CERTAIN?)
S8	167321	(WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) (5N) (EQUAL? -
		OR AT() LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME
		OR SIMILAR)
S9	33797	(WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) (5N) (MATCH? -
		OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO-
		N?)
S10	124486	S1(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S11	16283	S3(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S12	0	S5 AND S6:S7 AND S8:S9 AND S10 AND S11
S13	0	S5 AND S6:S7 AND S8:S9 AND S1 AND S3
S14	610678	S1:S2 AND S3
S15	13547	S14(5N) (STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KE-
		EP??? OR WRIT??? OR UPDAT?)
S16	27	S15 AND S6:S7 AND S8:S9
S17	4	S16 AND S10 AND S11
S18	27	S16 AND S1 AND S3
S19	23	S18 NOT S17
S20	11	RD (unique items)
S21	6	S6 AND S8:S9 AND S10 AND S11
S22	2	S21 NOT S16
File	2:INSPEC 1898-2007/Sep W3	
		(c) 2007 Institution of Electrical Engineers
File	6:NTIS 1964-2007/Oct W1	
		(c) 2007 NTIS, Intl Cpyrght All Rights Res
File	8:EI Compendex(R) 1884-2007/Sep W3	
		(c) 2007 Elsevier Eng. Info. Inc.
File	34:SCISEARCH(R) CITED REF SCI 1990-2007/SEP W4	
		(c) 2007 THE THOMSON CORP
File	35:Dissertation Abs Online 1861-2007/Jul	
		(c) 2007 ProQuest Info&Learning
File	56:Computer and Information Systems Abstracts 1966-2007/Sep	
		(c) 2007 CSA.

File 60: ANTE: Abstracts in New Tech & Engineer 1966-2007/Aug
(c) 2007 CSA.

File 62: SPIN(R) 1975-2007/Sep W1
(c) 2007 American Institute of Physics

File 65: Inside Conferences 1993-2007/Sep 27
(c) 2007 BLDSC all rts. reserv.

File 95: TEME-Technology & Management 1989-2007/Sep W3
(c) 2007 FIZ TECHNIK

File 99: Wilson Appl. Sci & Tech Abs 1983-2007/Aug
(c) 2007 The HW Wilson Co.

File 111: TGG Natl. Newspaper Index(SM) 1979-2007/Sep 19
(c) 2007 The Gale Group

File 144: Pascal 1973-2007/Sep W3
(c) 2007 INIST/CNRS

File 239: Mathsci 1940-2007/Oct
(c) 2007 American Mathematical Society

File 256: TecInfoSource 82-2007/May
(c) 2007 Info.Sources Inc

File 434: SciSearch(R) Cited Ref Sci 1974-1989/Dec
(c) 2006 The Thomson Corp

File 583: Gale Group Globalbase(TM) 1986-2002/Dec 13
(c) 2002 The Gale Group

17/7/1 (Item 1 from file: 2)

DIALOG(R)File 2:INSPEC

(c) 2007 Institution of Electrical Engineers. All rts. reserv.

07557029 INSPEC Abstract Number: B2000-05-1265D-028, C2000-05-5320G-017

Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus and programmable page- size on a 3D frame- buffer

Author(s): Inoue, K.; Abe, H.; Mori, K.; Fukagawa, S.

Author Affiliation: Syst.-LSI Div., Mitsubishi Electr. Corp., Itami, Japan

Journal: IEICE Transactions on Electronics vol.E83-C, no.2 p. 195-204

Publisher: Inst. Electron. Inf. & Commun. Eng,

Publication Date: Feb. 2000 Country of Publication: Japan

CODEN: IELEEEJ ISSN: 0916-8524

SICI: 0916-8524(200002)E83C:2L:195:V4SE;1-8

Material Identity Number: P712-2000-002

Language: English Document Type: Journal Paper (JP)

Treatment: Practical (P); Experimental (X)

Abstract: Various kinds of high bandwidth architecture using embedded DRAM technology have been presented previously. In most cases, they use wide bus implementation and/or fast bus speed, which both have a die area penalty and a high power consumption penalty at the same time. The proposed single-ended read- modify - write bus doubles the bandwidth, while maintaining the same bus size and the same bus speed. The data-bus comprises a 1 kbit read-bus and a 1 kbit write-bus which work concurrently, with amplitude from 0 V to 1 V, and hence the measured power consumption is only 0.3 W at a frequency of 166 MHz. A programmable page- size reduces the page miss-rate and efficiently improves the bandwidth to be comparable to the wide bus and high speed approach. All the proposed features are implemented on a 3D frame- buffer to achieve 42.4 GBPS bandwidth.

(7

Refs)

Subfile: B C

Copyright 2000, IEE

17/7/2 (Item 1 from file: 8)
DIALOG(R)File 8: Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.

08548449 E.I. No: EIP00055156927

Title: Low-voltage 42.4 G-BPS single-ended read- modify - write bus
and

programmable page- size on a 3D frame- buffer

Author: Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji

Corporate Source: Mitsubishi Electric Corp, Itami-shi, Jpn

Source: IEICE Transactions on Electronics v E83-C n 2 2000. p 195-204

Publication Year: 2000

CODEN: IELEEU ISSN: 0916-8524

Language: English

Document Type: JA; (Journal Article) Treatment: T; (Theoretical)

Journal Announcement: 0006W4

Abstract: Various kinds of high bandwidth architecture using the
embedded

DRAM technology have been presented previously. In most cases, they use
wide bus implementation and/or fast bus speed, that both have the
penalty

of die area and much power consumption at the same time. The proposing
single-ended read- modify - write bus increases the bandwidth twice as
high, while it maintains the same bus size and the same bus
speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each
works concurrently, and has amplitude from 0 V to 1 V, hence the
measured

power consumption is only 0.3 W at a frequency of 166 MHz. A

programmable

page- size reduces the page miss-rate and efficiently improves the
bandwidth that is comparable to the wide bus and fast speed approach.

All

the proposing features are implemented on a 3D frame- buffer to
achieve

42.4 G-BPS bandwidth. (Author abstract) 7 Refs.

17/7/3 (Item 1 from file: 56)
DIALOG(R)File 56:Computer and Information Systems Abstracts
(c) 2007 CSA. All rts. reserv.

0000348194 IP ACCESSION NO: 456425
Low-voltage 42.4 G-BPS single-ended read- modify - write bus and
programmable page- size on a 3D frame- buffer

Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji
Mitsubishi Electric Corp, Itami-shi, Jpn

IEICE Transactions on Electronics, v E83-C, n 2, p 195-204, 2000
PUBLICATION DATE: 2000

PUBLISHER: Oxford University Press, Walton St., Oxford, OX2 6DP
COUNTRY OF PUBLICATION: UK
PUBLISHER URL: <http://www.oup.co.uk>

DOCUMENT TYPE: Journal Article
RECORD TYPE: Abstract
LANGUAGE: English
ISSN: 0916-8524
FILE SEGMENT: Computer & Information Systems Abstracts

ABSTRACT:

Various kinds of high bandwidth architecture using the embedded DRAM technology have been presented previously. In most cases, they use wide bus

implementation and/or fast bus speed, that both have the penalty of die area and much power consumption at the same time. The proposing single-ended read- modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to the wide bus and fast speed approach.

All

the proposing features are implemented on a 3D frame- buffer to achieve

42.4 G-BPS bandwidth.

17/7/4 (Item 1 from file: 144)
DIALOG(R)File 144:Pascal
(c) 2007 INIST/CNRS. All rts. reserv.

14610441 PASCAL No.: 00-0279672
Low-voltage 42.4 G-BPS single-ended read- modify - write bus and
programmable page- size on a 3D frame- buffer
INOUE K; ABE H; MORI K; FUKAGAWA S
Mitsubishi Electric Corp, Itami-shi, Japan
Journal: IEICE Transactions on Electronics, 2000, v E83-C (2) 195-
204

ISSN: 0916-8524 Availability: INIST-26604

No. of Refs.: 7 Refs.

Document Type: P (Serial) ; A (Analytic)

Country of Publication: Japan

Language: English

Various kinds of high bandwidth architecture using the embedded
DRAM

technology have been presented previously. In most cases, they use wide
bus

implementation and/or fast bus speed, that both have the penalty of
die

area and much power consumption at the same time. The
proposing

single-ended read- modify - write bus increases the bandwidth
twice as

high, while it maintains the same bus size and the same bus
speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that
each

works concurrently, and has amplitude from 0 V to 1 V, hence the
measured

power consumption is only 0.3 W at a frequency of 166 MHz. A

programmable

page- size reduces the page miss-rate and efficiently improves
the

bandwidth that is comparable to the wide bus and fast speed approach.
All

the proposing features are implemented on a 3D frame- buffer to
achieve

42.4 G-BPS bandwidth.

20/7/1 (Item 1 from file: 2)

DIALOG(R)File 2:INSPEC

(c) 2007 Institution of Electrical Engineers. All rts. reserv.

09892486

Title: A nonredundant ternary CAM circuit for network search engines

Author(s): Akhbarizadeh, M.J.; Nourani, M.; Vijayasarithi, D.S.;

Balsara,

T.

Author Affiliation: Cisco Syst. Inc, San Jose, CA, USA

Journal: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

vol.14, no.3 p.268-78

Publisher: IEEE,

Publication Date: March 2006 Country of Publication: USA

CODEN: IEVSE9 ISSN: 1063-8210

SICI: 1063-8210(200603)14:3L:268:NTCN;1-8

Material Identity Number: P986-2006-004

DOI: 10.1109/TVLSI.2006.871760

Language: English Document Type: Journal Paper (JP)

Treatment: Practical (P); Experimental (X)

Abstract: An optimized Ternary CAM concept is introduced for the hardware search engines in high-speed Internet routers. Our design employs $w + 1$ RAM bits to store a word of size w , whereas a conventional TCAM needs $2w$ RAM bits for the same word size. Based on this concept an 8-bit cluster is designed out of 9 SRAM bits, used as the basic building block of our

Prefix -CAM (PCAM) structure. Four such clusters merge to store a 32-bit

IPv4 prefix, thus, configuring a PCAM suitable for Internet packet

forwarding. This PCAM module employs 48% less SRAM cells and a total of 22%

less transistors plus 50% less address decode interconnects compared to a

conventional TCAM, for equal storage size and equal functionality.

We show that PCAM can be employed for multifield packet classification.

Other factors, such as lookup speed and power dissipation, are not

adversely affected. (31 Refs)

Subfile: B C

Copyright 2006, The Institution of Engineering and Technology

20/7/2 (Item 2 from file: 2)
DIALOG(R)File 2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.

09538538 INSPEC Abstract Number: C2005-09-6150C-052

Title: Maintaining consistency and bounding capacity of software
code
caches

Author(s): Bruening, D.; Amarasinghe, S.

Author Affiliation: Comput. Sci. & Artificial Intelligence Lab.,
MIT,
Cambridge, MA, USA

Conference Title: International Symposium on Code Generation
and
Optimization p.74-85

Publisher: IEEE Comput. Soc, Los Alamitos, CA, USA

Publication Date: 2005 Country of Publication: USA xv+339 pp.

ISBN: 0 7695 2298 X Material Identity Number: XX-2005-00553

U.S. Copyright Clearance Center Code: 0-7695-2298-X/05/\$20.00

Conference Title: International Symposium on Code Generation
and
Optimization

Conference Date: 20-23 March 2005 Conference Location: San Jose,
CA,
USA

Language: English Document Type: Conference Paper (PA)

Treatment: Practical (P)

Abstract: Software code caches are becoming ubiquitous, in
dynamic
optimizers, runtime tool platforms, dynamic translators fast simulators
and
emulators, and dynamic compilers. Caching frequently executed
fragments
of code provides significant performance boosts, reducing the
overhead of
translation and emulation and meeting or exceeding native
performance in
dynamic optimizers. One disadvantage of caching, memory expansion,
can
sometimes be ignored when executing a single application.
However, as
optimizers and translators are applied more and more in production
systems,
the memory expansion from running multiple applications
simultaneously
becomes problematic. A second drawback to caching is the
added
requirement of maintaining consistency between the code cache and
the
original code. On architectures like IA-32 that do not require
explicit
application actions when modifying code, detecting code
changes is
challenging. Again, consistency can be ignored for certain sets
of
applications, but as caching systems scale up to executing large,
modern,

complex programs , consistency becomes critical. This paper presents efficient schemes for keeping a software code cache consistent and for dynamically bounding code cache size to match the current working set of the application. These schemes are evaluated in the DynamoRIO runtime code manipulation system, and operate on stock hardware in the presence of multiple threads and dynamic behavior, including dynamically-loaded, generated, and even modified code . (37 Refs)

Subfile: C

Copyright 2005, IEE

20/7/3 (Item 3 from file: 2)

DIALOG(R)File 2:INSPEC

(c) 2007 Institution of Electrical Engineers. All rts. reserv.

06483317 INSPEC Abstract Number: C9703-4240C-006

Title: Feasible time-optimal algorithms for Boolean functions on

exclusive-write parallel random-access machines

Author(s): Dietzfelbinger, M.; Kutylowski, M.; Reischuk, R.

Author Affiliation: Fachbereich Inf., Dortmund Univ., Germany

Journal: SIAM Journal on Computing vol.25, no.6 p.1196-230

Publisher: SIAM,

Publication Date: Dec. 1996 Country of Publication: USA

CODEN: SMJCAT ISSN: 0097-5397

SICI: 0097-5397(199612)25:6L:1196:FTOA;1-G

Material Identity Number: S171-97001

U.S. Copyright Clearance Center Code: 0097-5397/96/\$2.00+0.15

Language: English Document Type: Journal Paper (JP)

Treatment: Practical (P)

Abstract: It was shown some years ago that the computation time for many important Boolean functions of n arguments on concurrent-read

exclusive-write parallel random-access machines (CREW PRAMs) of unlimited

size is at least $\phi(n)$ approximately $= 0.72 \log_2 n$. On the

other hand, it is known that every Boolean function of n arguments can be

computed in $\phi(n)+1$ steps on a CREW PRAM with $n^{1/2}$ processors and

memory cells. In the case of the OR of n bits, n processors and cells are

sufficient. In this paper, it is shown that for many important functions,

there are CREW PRAM algorithms that almost meet the lower bound in that

they take $\phi(n)+o(\log n)$ steps but use only a small number of processors

and memory cells (in most cases, n). In addition, the cells only have to

store binary words of bounded length (in most cases, length 1). We call

such algorithms "feasible". The functions concerned include the

following: the PARITY function and, more generally, all symmetric

functions; a large class of Boolean formulas; some functions over

non-Boolean domains $\{0, \dots, k-1\}$ for small k , in particular, parallel-

prefix sums; addition of n -bit numbers; and sorting $n/1$ binary numbers of

length 1. Further, it is shown that Boolean circuits with fan-in 2, depth

d , and size s can be evaluated by CREW PRAMs with fewer than s processors

in $\phi(2/\sup d) + o(d)$ approximately $= 0.72d + o(d)$ steps. For
the
exclusive-read exclusive-write (EREW) PRAM model, a feasible
algorithm is
described that computes PARITY of n bits in $0.86 \log_2 n$ steps.

(33

Refs)

Subfile: C

Copyright 1997, IEE

20/7/4 (Item 4 from file: 2)
DIALOG(R)File 2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.

06063494 INSPEC Abstract Number: C9511-6140D-028

Title: Distributed data access in AC

Author(s): Carlson, W.W.; Draper, J.M.

Author Affiliation: IDA Supercomput. Res. Center, Bowie, MD, USA

Journal: SIGPLAN Notices Conference Title: SIGPLAN Not. (USA)

vol.30,

no.8 p.39-47

Publication Date: Aug. 1995 Country of Publication: USA

CODEN: SINODQ ISSN: 0362-1340

Conference Title: Fifth ACM SIGPLAN Symposium on Principles and Practice

of Parallel Programming, PPOPP

Conference Sponsor: ACM

Conference Date: 19-21 July 1995 Conference Location: Santa Barbara, CA, USA

Language: English Document Type: Conference Paper (PA); Journal Paper (JP)

Treatment: Practical (P)

Abstract: We have modified the C language to support a programming

model based on a shared address space with physically distributed memory

. With this model, called AC, users can write programs in which the nodes of a massively parallel processor can access remote memory without message passing. AC provides support for distributed arrays as well as pointers to distributed data. Simple array references and pointer dereferencing are sufficient to generate low-overhead remote reads and

writes. We have implemented these ideas in a compiler based on the GNU C

compiler and targeted at Cray Research's T3D. Initial performance

measurements show that AC generates code for remote accesses which is

considerably faster than that of the native compiler for structures up to about 16 words in size and virtually equivalent for larger transfers.

(17 Refs)

Subfile: C

Copyright 1995, IEE

20/7/5 (Item 1 from file: 8)
DIALOG(R) File 8: Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.

10781407 E.I. No: EIP05519609523

Title: Memory allocation for embedded systems with
a
compile-time-unknown scratch-pad size

Author: Nguyen, Nghi; Dominguez, Angel; Barua, Rajeev

Corporate Source: Electrical and Computer Engineering
Department

University of Maryland, College Park, MD 20742, United States

Conference Title: CASES 2005: International Conference on
Compilers,

Architecture, and Synthesis for Embedded Systems

Conference Location: San Francisco, CA, United States Conference

Date:

20050924-20050927

Sponsor: ACM SIGMICRO; IEEE TC-uARCH; ACM SIGBED

E.I. Conference No.: 66240

Source: CASES 2005: International Conference on Compilers,
Architecture,
and Synthesis for Embedded Systems CASES 2005: International
Conference on
Compilers, Architecture, and Synthesis for Embedded Systems 2005.

Publication Year: 2005

ISBN: 159593149X

Language: English

Document Type: CA; (Conference Article) Treatment: T; (Theoretical)

Journal Announcement: 0512W5

Abstract: This paper presents the first memory allocation scheme
for
embedded systems having scratch-pad memory whose size is unknown at
compile time. A scratch-pad memory (SPM) is a fast compiler-managed
SRAM
that replaces the hardware-managed cache. Its uses are motivated by
its
better real-time guarantees as compared to cache and by its
significantly lower overheads in energy consumption, area and access
time.
Existing data allocation schemes for SPM all require that the SPM size
be
known at compile-time. Unfortunately, the resulting executable is tied
to
that size of SPM and is not portable to processor implementations
having a
different SPM size. Such portability would be valuable in situations
where
programs for an embedded system are not burned into the system at
the
time of manufacture, but rather are downloaded onto it during
deployment,
either using a network or portable media such as memory sticks. Such
post-deployment code updates are common in distributed networks and
in
personal hand-held devices. The presence of different SPM sizes in
different devices is common because of the evolution in VLSI

technology

across years. The result is that SPM cannot be used in such situations with downloaded code. To overcome this limitation, this work presents a

compiler method whose resulting executable is portable across SPMs of any

size. The executable at run-time places frequently used objects in SPM; it

considers code, global variables and stack variables for placement in

SPM. The allocation is decided by modified loader software before the

program is first run and once the SPM size can be discovered. The loader

then modifies the program binary based on the decided allocation. To

keep the overhead low, much of the pre-processing for the allocation is

done at compile-time. Results show that our benchmarks average a 36% speed

increase versus an all-DRAM allocation, while the optimal static allocation scheme, which knows the SPM size at compile-time and is thus an

un-achievable upper-bound, is only slightly faster (41% faster than all-DRAM). Results also show that the overhead from our embedded loader

averages about 1% in both code-size and run-time of our benchmarks.

Copyright 2005 ACM. 27 Refs.

20/7/6 (Item 2 from file: 8)
DIALOG(R)File 8: Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.

10210987 E.I. No: EIP05028777794

Title: Logic-enhanced memory for 3D graphics tile-based rasterizers

Author: Crisu, D.; Cotofana, S.D.; Vassiliadis, S.; Liuha, P.

Conference Title: The 2004 47th Midwest Symposium on Circuits and Systems

- Conference Proceedings

Conference Location: Hiroshima, Japan Conference

Date:

20040725-20040728

Sponsor: IEEE Circuits and Systems Society; Hiroshima University

E.I. Conference No.: 64127

Source: Midwest Symposium on Circuits and Systems The 2004 47th Midwest

Symposium on Circuits and Systems - Conference Proceedings v 2 2004.

(IEEE

cat n 04CH37540)

Publication Year: 2004

CODEN: MSCSDL ISSN: 1548-3746

Language: English

Document Type: CA; (Conference Article) Treatment: T;

(Theoretical); X;

(Experimental)

Journal Announcement: 0501W3

Abstract: An efficient logic-enhanced memory architecture to accelerate primitive traversal in 3D graphics tile-based rasterizers is presented.

The memory contains the same number of bits as the number of pixels in the tile, and during rasterization time it is filled up in several clock cycles by a systolic primitive scan-conversion subsystem with the stencil of the primitive: ones are written for memory locations

that represent tile pixels covered by primitive, otherwise zeros are stored. Once the shape of the primitive has been coded inside the memory

, the memory internal logic is capable of delivering, on request, up to

four hit positions (positions inside the primitive) per clock cycle to the

pixel processing pipelines, signaling when all the hit positions were consumed. The logic-enhanced memory architecture presents the following

benefits: it handles "ghost" primitives efficiently, hit positions are communicated in a spatial pattern that increases the hit ratio of texture

caches in pull texture architectures, and hit positions can always be mapped to different memory banks in the Z- buffer or color- buffer breaking the "read- modify - write " dependency associated with depth test

and color blending, thus allowing efficient pipelining. Hardware implementation in a typical 0.18um process technology for a QVGA 3D graphics hardware accelerator with a tile size of 32 multiplied by 16 pixels has indicated that the memory can be clocked at 200MHz and

consumes an area of 120000mm**2. 9 Refs.

20/7/7 (Item 1 from file: 34)

DIALOG(R)File 34:SCISEARCH(R) CITED REF SCI

(c) 2007 THE THOMSON CORP. All rts. reserv.

08473399 Genuine Article#: 289LN Number of References: 7

Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus
and

programmable page-size on a 3D frame- buffer

Author(s): Inoue K (REPRINT) ; Abe H; Mori K; Fukagawa S

Corporate Source: MITSUBISHI ELECTR CORP, SYST LSI DIV AS

MEMORY/ITAMI/HYOGO

6648641/JAPAN/ (REPRINT)

Journal: IEICE TRANSACTIONS ON ELECTRONICS, 2000, VE83C, N2 (FEB),
P195-204

ISSN: 0916-8524 Publication date: 20000200

Publisher: IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG,
KIKAI-SHINKO-KAIKAN BLDG MINATO-KU SHIBAKOEN 3 CHOME, TOKYO 105,
JAPAN

Language: English Document Type: ARTICLE

Abstract: Various kinds of high bandwidth architecture using the
embedded

DRAM technology have been presented previously. In most cases, they
use

wide bus implementation and/or fast bus speed, that both have the
penalty of die area and much power consumption at the same time.

The

proposing single-ended read- modify - write bus increases the
bandwidth twice as high, while it maintains the same bus size

and

the same bus speed. The data-bus comprises 1 k-bit read-bus and 1
k-bit write-bus that each works concurrently, and has amplitude

from 0

V to 1 V, hence the measured power consumption is only 0.3 W at a
frequency of 166 MHz: A programmable page-size reduces the page
miss-rate and efficiently improves the bandwidth that is comparable

to

the wide bus and fast speed approach. All the proposing features

are

implemented on a 3D frame- buffer to achieve 42.4 G-BPS bandwidth.

20/7/8 (Item 1 from file: 35)

DIALOG(R)File 35:Dissertation.Abs Online

(c) 2007 ProQuest Info&Learning. All rts. reserv.

02013329 ORDER NO: AADAA-I3128270

Modeling shape effects in nano magnetic materials with Web based micromagnetics

Author: Zhao, Zhidong

Degree: Ph.D.

Year: 2004

Corporate Source/Institution: University of New Orleans (0108)

Adviser: Scott L. Whittenburg

Source: VOLUME 65/04-B OF DISSERTATION ABSTRACTS INTERNATIONAL.

PAGE 1923. 169 PAGES

This research work focuses on the geometry and shape effects on submicron magnetic material. A web based micromagnetics program is written to model the hysteresis loop of nano magnetic samples with arbitrary geometry shapes and multiple magnetic materials.

Three material samples have been modeled with this program along with nano magnets with a variety of geometric shapes.

Shape anisotropy has been introduced to a permalloy ring by adding a

cross-tie structure with various widths. The in-plane hysteresis loop and

reversal behavior have no notable difference in direction parallel to the

cross-tie, but greatly changed in perpendicular and diagonal directions.

The switching field distribution is significantly reduced. The two distinct

"onion" bit states of the modified ring elements are

stabilized in the hysteresis in the diagonal direction. The changes in the

modified rings make them better candidates for Magnetic Random Access Memory elements.

Two Pac-Man elements, PM I and PM II, geometrically modified from

disc and half disc respectively, are modeled. The PM I element undergoes a

magnetic reversal through a two-stage mechanism that involves nucleation in

the left and right middle areas followed by vortex core formation and vortex core motion in the lower middle area. The reversal process of the PM

II element lacks the vortex core formation and motion stage. The switching

field of the PM I and PM II elements are the same but the switching field

distribution of the PM II elements is much narrower than that of the PM I

element. Only the PM II element meets MRAM application requirements.

The thickness dependence of the magnetic properties of a core-shell

structure has been studied. The nano particles have a cobalt core and a permalloy shell. The nano spheres are the same size but with various

shell thickness. Simulations reveal a multi-stage reversal process without the formation of a Bloch wall for thin shell structure and smooth reversal process with the formation and motion of a Bloch wall for thick-shell structure. Gradual transition of the hysteresis loop patterns has been observed.

20/7/9 (Item 2 from file: 35)
DIALOG(R)File 35:Dissertation Abs Online
(c) 2007 ProQuest Info&Learning. All rts. reserv.

01203942 ORDER NO: NOT AVAILABLE FROM UNIVERSITY MICROFILMS INT'L.
VECTORIZED INTERPROCESSOR COMMUNICATION AND DATA MOVEMENT IN SHARED-
MEMORY

MULTIPROCESSORS (VECTORIZED MEMORY)

Author: PANDA, DHABALESWAR KUMAR

Degree: PH.D.

Year: 1991

Corporate Source/Institution: UNIVERSITY OF SOUTHERN CALIFORNIA
(0208)

Chairman: KAI HWANG

Source: VOLUME 52/09-B OF DISSERTATION ABSTRACTS INTERNATIONAL.
PAGE 4838.

Vectorized memory access schemes have been used traditionally in multiprocessors to enhance computational efficiency. However, applications requiring dense communication and data manipulation are unable to take advantage of these memory access schemes. In this thesis, we take a new approach to vectorized shared-memory access with an objective of implementing processor-memory data movement, memory-to-memory data manipulation, and processor-processor communication, all in vectorized manner.

This thesis has two major contributions. The first contribution lies in developing a novel vectorized memory access scheme to blend with interleaved memory organization. During vector data transfer between processor and interleaved memory system, this scheme allows data elements of a vector to be manipulated on-the-fly under program control. Using this scheme, we develop a new concept of atomic vector read-modify-write cycle and demonstrate parallel data manipulation with minimal overhead from processors. With two-dimensional interleaved memory organization, we demonstrate up to 75% savings in computational bandwidth in implementing matrix shifts and rotations. This scheme demonstrates potential to achieve concurrent computation and data manipulation.

The second contribution is in developing a new concept of memory-based vectorized interprocessor communication on multiprocessors with interleaved shared memories. We configure this shared-memory as a collection of vector mailboxes. With a suitable allocation of these mailboxes, we demonstrate that processors can exchange messages by vector memory-write and memory-read accesses. Similar to vectorizing computational steps, this approach allows communication steps of a parallel

program to be vectorized. We present a communication vectorization scheme. This scheme vectorizes interprocessor communication steps of a distributed-memory multicomputer programs and implements them on a

shared-memory multiprocessor. Due to vector-oriented communication, such program conversion leads to a significant reduction in communication complexity. Three multiprocessor configurations are evaluated in their capabilities to support this vectorization. Communication complexities in these multiprocessors are compared with those of a hypercube system using circuit-switched message passing. For applications requiring all-to-all type of dense message patterns, communication complexity reduces by a factor of two to four when a hypercube system is compared with a shared-memory multiprocessor of the same size . (Copies available exclusively from Micrographics Department, Doheny Library, USC, Los Angeles, CA 90089-0182.)

20/7/10 (Item 1 from file: 144)
DIALOG(R) File 144:Pascal
(c) 2007 INIST/CNRS. All rts. reserv.

17577490 PASCAL No.: 06-0165451
PCAM : A ternary CAM optimized for longest prefix matching tasks
ICCD 2004 : IEEE International Conference on Computer Design : VLSI
in
computers & processors : proceedings : 11-13 October, 2004, San Jose,
CA

AKHBARIZADEH Mohammad J; NOURANI Mehrdad; VIJAYASARATHI Deepak S;
BALSARA

Poras T

Center for Integrated Circuits & Systems The University of Texas at
Dallas, Richardson, TX 75083, United States

IEEE computer society, United States; IEEE Circuits and systems
society,

United States; IEEE. Electron Devices Society, United States

IEEE International Conference on Computer Design, 22 (San Jose CA
USA)

2004-10-11

2004 6-11

Publisher: IEEE Computer Society, Los Alamitos CA

ISBN: 0-7695-2231-9 Availability: INIST-Y 38741; 354000138729580010

No. of Refs.: 15 ref.

Document Type: C (Conference Proceedings) ; A (Analytic)

Country of Publication: United States

Language: English

An optimized Ternary CAM concept is introduced for application in
the

longest prefix matching tasks of the Internet search engines. It
employs

$w + 1$ RAM bits for a word of size w . A conventional TCAM needs $2w$ RAM
bits

for the same word size. Based on this concept an 8 bit Prefix
-CAM

cluster is designed out of 9 SRAM bits, four of which merge to
store a

32-bit IPv4 prefix. A complete Prefix -CAM module employs 22%
less

transistors than a conventional TCAM, for equal storage size and
equal

functionality. We confirm the 22% area saving by implementing
the

layouts for Prefix -CAM and TCAM words. Our design also
reduces

interconnect area by reducing address decode lines.

Copyright (c) 2006 INIST-CNRS. All rights reserved.

20/7/11 (Item 1 from file: 239)
DIALOG(R)File 239:Mathsci
(c) 2007 American Mathematical Society. All rts. reserv.

02831945 MR 98j#73001

The mechanics and thermodynamics of continuous media.

Silhavy, Miroslav (Mathematical Institute, Czech Academy of Sciences
(AVCR), 115 67 Prague, Czech Republic)

Corporate Source Codes: CZ-AOS

Publ: Springer-Verlag, Berlin,

1997, pp. xiv+504 pp. ISBN: 3-540-58378-5

Series: Texts and Monographs in Physics.

Price: \$89.50.

Language: English Summary Language: English

Document Type: Book

Journal Announcement: 9705

Subfile: MR (Mathematical Reviews) AMS

Abstract Length: LONG (242 lines)

FEATURED REVIEW. \par\noindent Both in depth and in its encyclopedic coverage, this treatise by Silhavy evokes memory of the justly famous Handbuch articles of C. A. Truesdell, III and R. Toupin [in Handbuch

der Physik, Bd. III/1, 226--793; appendix, pp. 794--858, Springer, Berlin, 1960; MR 22\#8778] and Truesdell and W. Noll [The non-linear field theories of mechanics, Springer, Berlin, 1965; MR 33\#2030]. Indeed it may

be regarded as an ambitious attempt on the part of the author to write a

sequel to the Handbuch articles, covering a large portion of the major developments in continuum thermostatics and thermomechanics in the three

decades since Truesdell and Noll's account of their revival in the 1959--65

papers of Bernard D. Coleman and his coworkers.

Commenting on the axioms of continuum physics, Truesdell and Noll, in their preface to The non-linear field theories [op. cit.], spoke about ``a

principle of irreversibility'', the ``true form'' of which ``is not yet known''. Search for the true form of this principle occupied the center stage in thermomechanics for the first half of the three decades since then. Miroslav Silhavy made his first impact as a researcher in thermomechanics by creating, concurrently with and independently of James.

B. Serrin, what is now sometimes called the Serrin-Silhavy approach to thermodynamics.

In the work of Coleman and his coworkers in the sixties, the entropy and the absolute temperature were taken as given a priori, and the Clausius-Duhem inequality (revived by Truesdell and Toupin [op. cit.]) was

postulated as the principle of irreversibility or the Second Law in continuum thermomechanics. Perhaps arising partly as attempts to allay criticisms from proponents of other approaches, there soon followed a stream of foundational studies (the efforts of W. A. Day and of Coleman and

Owen being good representatives) examining the general validity of the

Clausius-Duhem inequality and investigating the existence and uniqueness of entropy, or the lack thereof, for various material bodies.

These efforts set the stage for the work of Serrin and of Silhavy in the late seventies and early eighties.

Following the pioneers of classical thermodynamics, Serrin and Silhavy take the concepts of hotness, heat and work as primitives. As was intuitively clear to Carnot and was explicitly pointed out by Gibbs, ``in thermodynamic problems, heat received at one temperature is by no means the equivalent of the same amount of heat received at another temperature \dots . This is a result of the general law, that heat can only pass from a hotter to a colder body \dots .'' In other words, we should consider in thermodynamics not only the quantity but also the quality of heat as characterized by the hotness at which the heat is received or given out. If a body receives a quantity of heat over a range of temperatures, just knowing the total amount received will not suffice for us to carry out a full thermodynamic analysis; in addition, the quality of the heat received must be specified by a detailed breakdown of the total according to the temperatures of receipt.

It will be a problem for future historians of thermodynamics to explain why a suitable mathematical expression to capture both the quantitative and qualitative aspects of heat was not created until Serrin and Silhavy, around 1978, independently proposed their ``accumulation function'' and ``heat distribution measure'', respectively, so that once and for all classical thermodynamics could be set on a firm mathematical foundation. A general theory of thermodynamics was subsequently developed. I would call this theory neoclassical thermodynamics, for it is best described as the classical thermodynamics of Clausius and Kelvin put in the most general setting (plus a careful delineation of the required axioms and logical arguments). In neoclassical thermodynamics, the existence of the mechanical equivalent of heat and that of an absolute temperature scale follow as general theorems. Furthermore, whenever the existence of a local entropy function can be demonstrated for a classical continuous body, the Clausius-Duhem inequality will indeed be the ``true form'' of the principle of irreversibility. For simple cases such as the thermoelastic solid and the heat-conducting Navier-Stokes fluid, it has been explicitly shown that

the entropy does exist as a local state function .

The theory of neoclassical thermodynamics is presented in Part II of the present treatise. It is a masterful account and is more comprehensive than either the outline by Serrin [in *New perspectives in thermodynamics*, 3-32, Springer, Berlin, 1986; see MR 87h:80002 \refcno848766\endrefcno] or the elementary exposition by D. R. Owen [A first course in the mathematical foundations of thermodynamics, Springer, New York, 1984; MR 85m:80001], although these three presentations each carry distinguishing personal touches of their authors and none of them can be regarded as complete. In particular, discussion of applications in Silhavy's book is mainly restricted to systems with perfect accessibility.

Occupying less than one-tenth of the page space notwithstanding, this part puts an unmistakable imprint on the rest of the book. It affects the overall organization and the selection of topics. First and foremost, the Clausius-Duhem inequality is taken throughout as the principle of irreversibility. Secondly, the constitutive equations treated in this book are restricted mainly to elastic materials with heat conduction and viscosity. Restricting attention to this special class of materials will soften any objection to taking the Clausius-Duhem inequality as the Second Law, for it is only the particular form of this law for the specific bodies in question that is at issue. For elastic materials with heat conduction and viscosity, most thermomechanical theories will have their principle of irreversibility equivalent to the Clausius-Duhem inequality. On the other hand, even within the Serrin-Silhavy approach itself, I am not aware of a published proof that such bodies in the most general case do obey the accessibility axiom, although hardly anyone would doubt the validity of this assertion for them.

The present treatise is certainly not meant to be a survey of thermomechanical theories. As for other approaches in thermomechanics, apart from a brief mention of Muller's entropy inequality (p. 165), three short sections (§12.2-12.4) in small print are devoted to linear irreversible thermodynamics, the dissipation potential, and relaxation models (extended linear irreversible thermodynamics), respectively, which

are all ``completely compatible with the Clausius-Duhem inequality''.

Silhavy's treatise is divided into five parts. Like the article of Truesdell and Noll, it begins with a chapter on tensor algebra and analysis. This chapter together with Chapter 8 on isotropic functions in Part III gives a valuable compilation of formulae on tensor functions

many of which were discovered after the publication of Truesdell and Noll's Handbuch article. In Part I (entitled ``Balance equations''), besides the standard fare, there are well-written sections on Bravais lattices (§S1.5§), compatibility of deformations at the interface (§S2.3§), rank-1 connections (§S2.4§) and twins (§S2.5§), which will help prepare the reader for later studies of phase transitions in crystals. There are also appendices on piecewise smooth objects (§S2.6§) and on the Gauss-Green theorem (§S3.9§); a brief review of sets of finite perimeter and functions of bounded variation is given in the latter.

In Part II, ``Foundations'', there is also a chapter in which Silhavy gives an exposition of his own work (1989) to derive Cauchy's equations of motion from the balance of energy and the principle of material frame-indifference. In his approach mass is a derived concept, and the classical splitting of the total energy into the kinetic energy plus the objective internal energy is a consequence, not a presumption. Interestingly enough, it was also Serrin who, basing his ideas partly on those of Silhavy, came up with a related approach to these concepts at about the same time.

Part III is devoted to the constitutive equations of elastic materials with heat conduction and viscosity. Special cases include Navier-Stokes-Fourier fluids, Kelvin-Voigt solids, thermoelastic materials, and ideal dissipationless materials. The restrictions placed on the response functions by frame-indifference, symmetry, and the Clausius-Duhem inequality are derived.

Part IV, which runs to about two hundred pages long, treats the theory of thermodynamic equilibrium. It is a celebration of the point of view championed by J. L. Ericksen since the late sixties, namely that thermodynamics as taught by Gibbs is not only the theory of heat, but also a theory of equilibrium and stability, with the main tool the extremum principles and the calculus of variations. This part begins with chapters describing different types of environments, the equilibrium states of a body in a given environment, and the extremum principles. Then various notions of convexity (including quasiconvexity, rank-1 convexity, and polyconvexity) are presented in two chapters entitled ``Convexity'' and ``Constitutive inequalities'', respectively. There is a section (§S17.4§) on Maxwell's relation, in which the continuity of the normal component of the Eshelby energy-momentum tensor across the static phase interface is established as the generalization of the equality of chemical potentials, which has been known since the days of Gibbs as a condition of equilibrium

for the special case of fluids. After ``Constitutive inequalities'' follow

a chapter on the thermostatics of fluids, and one on the linearized approach to the equilibrium of solids, which includes classical linear elasticity and the linearized elasticity of stressed bodies. The final chapter of this part is devoted to direct methods in equilibrium theory. It

begins with a section which describes the main mathematical ingredients,

namely weak convergence, Young measures, and the lower semicontinuity of

integral functionals. The analysis of Ball (1977) and some further developments on solutions to extremum problems for rubber-like bodies, which have polyconvex stored energy functions, are presented. The final

section gives an exposition of the work of Chipot and Kinderlehrer (1988)

on Young measure minimizers and the equilibrium configurations of crystals.

Part V, entitled ``Dynamics'', has its emphasis placed on moving singular surfaces, which include propagating phase boundaries and shock waves. Here the Clausius-Duhem inequality gives us the entropy admissibility criterion for jumps. This criterion, however, is not strong

enough to secure uniqueness of solutions for the initial-value problem. In

this part, extra conditions for evolving phase boundaries and various admissibility criteria for shocks are reviewed. Besides shock waves, various types of elastic waves (surface waves, acceleration waves, etc.)

are also discussed, and there is a chapter devoted to adiabatic fluid dynamics (shock waves, shock layers). The book ends with a chapter in which

the properties of a linearized system of equations for a viscous solid with

heat conduction are examined.

The treatment given to the topics covered is encyclopedic. It includes

accounts of much that is of secondary or even tertiary importance to the

main theme of the book. Those accounts are often given in small print but

are supported by a full bibliography.

While this treatise is impressive in its scope of coverage, it does have

major omissions. Particularly notable among these are the gradient theory

of phase transformations and M. E. Gurtin's theory of configurational forces and phase interfaces with structure (i.e., phase boundaries that are

stressed and carry energy and entropy). Both of these topics are compatible

with the general theme of this book; in fact, they are mentioned briefly in

small print, and the main references are listed in the bibliography. On the

other hand, exclusion of these topics from detailed discussion is also

understandable. All the topics treated in the present book fit together nicely within a relatively simple framework: the balance equations and the form of the Clausius-Duhem inequality are classical; the existence of internal energy and entropy as local state functions is not in doubt for the special classes of materials in question. In this sense the aforementioned omitted topics are outcasts; besides foundational issues on the existence and uniqueness of internal energy and entropy as local state functions, which remain to be clarified as the author should reexamine these issues from the standpoint of the Serrin-Silhavy approach, these theories will also require significant modification of the structure of the balance equations.

Most chapters of this treatise carry a bibliographical note, in which the author comments on the literature and provides information on the history of and other approaches to the subject. I find these bibliographical notes informative and helpful.

This book has an excellent bibliography, comprising twenty-two pages. The subject index, however, can be improved substantially. Since the whole treatise is roughly the same size as Truesdell and Noll's book [op. cit.], which has a subject index about three times as long, this shortcoming sometimes renders it difficult to locate quickly items of secondary or tertiary importance.

This treatise is clearly not directed to beginners but to scholars, specialists, and researchers who are already active in continuum thermomechanics, and to advanced students who desire to begin research on the subject. Its encyclopedic coverage, exhaustive bibliography, and helpful bibliographical notes make it a valuable book of reference. Supplemented by the original papers, this book can also serve as the basic reference or roadmap for several topic courses or seminars for advanced graduate students. I used it profitably in a seminar in which students learnt about various notions of convexity, Young measures, and the equilibrium theory of crystals and rubber-like bodies.

I strongly recommend this book to research libraries and to all practitioners of continuum thermomechanics.

Reviewer: Man, Chi-Sing (1-KY)

Review Type: Featured review

?

22/7/1 (Item 1 from file: 2)

DIALOG(R)File 2:INSPEC

(c) 2007 Institution of Electrical Engineers. All rts. reserv.

06723667 INSPEC Abstract Number: C9711-5220P-028

Title: Conflict-free access to templates of trees and hypercubes in parallel memory systems

Author(s): Das, S.K.; Pinotti, M.C.

Author Affiliation: Dept. of Comput. Sci., North Texas Univ., Denton, TX, USA

Conference Title: Computing and Combinatorics. Third Annual International

Conference COCOON '97 Proceedings p.1-10

Editor(s): Jiang, T.; Lee, D.T.

Publisher: Springer-Verlag, Berlin, Germany

Publication Date: 1997 Country of Publication: Germany xiii+522

pp.

ISBN: 3 540 63357 X Material Identity Number: XX97-01897

Conference Title: Proceedings of Third Annual International Computing and Combinatorics Conference

Conference Date: 20-22 Aug. 1997 Conference Location: Shanghai, China

Language: English Document Type: Conference Paper (PA)

Treatment: Practical (P)

Abstract: We deal with the problem of mapping data structures, called hosts, into as few distinct memory modules as possible to guarantee that sets of distinct host nodes, called templates, can be accessed in parallel and without memory conflicts. An efficient solution to this important problem leads to a higher memory bandwidth and a better overall performance of a multiprocessor system. Considering a binomial tree as the host, we devise for the first time a recursive mapping of its nodes which allows conflict-free access to any binomial subtree. Since the overlappings among various template instances intricate the problem, thus requiring more memory modules than the template size, we define what are called the oriented templates (sub-trees) for which the conflict-freeness is guaranteed using the number of memory modules equal to the template size. We also investigate the conflict-free access to d-dimensional subcubes of n-dimensional hypercubes. In this context, hypercubes model sets of items indexed with n-digit (binary or non-binary) in which

parallel
 accesses will be made to sets of items differing in an arbitrary
 collection
 of d -digit positions. With the help of the coding theory, we
 propose a
 novel approach to solve the subcube access problem. Codes with
 minimum
 distance $d \geq 2$ play a crucial role in our applications. In fact, we
 prove
 that any occurrence of a subcube $Q/\text{sub } s/$ contained in/implied by $Q/\text{sub } n/$,
 for $0 \leq s \leq d-1$, can be accessed without conflicts using $\lceil 2^n / M \rceil$
 memory modules, by associating an n -dimensional hypercube, $Q/\text{sub } n/$,
 with
 a linear code G of length n , size M and minimum distance d .
 Associating
 the hypercube nodes with maximum distance separable (MDS) codes,
 our
 problem is solved optimally both in terms of the number of memory
 modules
 required and the amount of load per module. These codes can be
 easily
 modified (without node relocation) when the size of the host or
 the
 number of available memory modules change. (9 Refs)
 Subfile: C
 Copyright 1997, IEE

22/7/2 (Item 1 from file: 144)
DIALOG(R) File 144:Pascal
(c) 2007 INIST/CNRS. All rts. reserv.

13237785 PASCAL No.: 97-0507157
Conflict-free access to templates of trees and hypercubes in parallel
memory systems

COCOON '97 : computing and combinatorics : Shanghai, August 20-22,
1997

DAS S K; PINOTTI M C
TAO JIANG, ed; LEE DT, ed
Dept of Computer Sciences, Univ of North texas, Denton, TX 76203,
United
States; IEI, Consiglio Nazionale delle Ricerche, Via S. Maria 46, 56126
Pisa, Italy

Annual international computing and combinatorics conference, 3
(Shanghai
CHN) 1997-08-20

Journal: Lecture notes in computer science, 1997, 1276 1-10
ISBN: 3-540-63357-X ISSN: 0302-9743 Availability: INIST-16343;
354000061707580010

No. of Refs.: 9 ref.

Document Type: P (Serial); C (Conference Proceedings) ; A (Analytic)

Country of Publication: Germany; United States

Language: English

In this paper, we deal with the problem of mapping data
structures,
called hosts, into as few distinct memory modules as
possible to
guarantee that sets of distinct host nodes, called templates,
can be
accessed in parallel and without memory conflicts. An efficient
solution
to this important problem leads to a higher memory bandwidth and a
better
overall performance of a multiprocessor system. Considering a binomial
tree
as the host, we devise for the first time a recursive mapping of its
nodes
which allows conflict-free access to any binomial subtree. Since
the
overlappings among various template instances intricate the problem,
thus
requiring more memory modules than the template size, we define what
are
called the oriented templates (subtrees) for which the conflict-
freeness is
guaranteed using the number of memory modules equal to the
template
size. We also investigate the conflict-free access to d-
dimensional
subcubes of n-dimensional hypercubes. In this context, hypercubes
model
sets of items indexed with n-digit (binary or non-binary) in which
parallel
accesses will be made to sets of items differing in an arbitrary

collection
of d -digit positions. With the help of the coding theory, we
propose a
novel approach to solve the subcube access problem. Codes with
minimum
distance $d > 2$ play a crucial role in our applications. In fact, we
prove
that any occurrence of a subcube $Q_{SUB\ s} \subset Q_{SUB\ n}$, for $0 < s < d - 1$,
can
be accessed without conflicts using $(2^{\lceil n/M \rceil})$ memory
modules, by
associating an n -dimensional hypercube, $Q_{SUB\ n}$, with a linear code
 C of
length n , size M and minimum distance d . Associating the hypercube
nodes
with maximum distance separable (MDS) codes, our problem is
solved
optimally both in terms of the number of memory modules required and
the
amount of load per module. These codes can be easily modified
(without
node relocation) when the size of the host or the number of
available
memory modules change.

Copyright (c) 1997 INIST-CNRS. All rights reserved.

Set	Items	Description
S1	2732464	COMMAND? ? OR INSTRUCTION? ? OR PROGRAM? OR PROGRAMME? ? OR CODE? OR CODING? OR FUNCTION?
S2	302805	S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR UNIFIE? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I- NCORPORAT?)
S3	503030	ENTEN? OR PREDICAT? OR PREFIX? OR PRE() (FIX???) OR SUFFIX? OR MMX OR MODIF?
S4	21991	S2 AND S3
S5	3321	S4(5N) (STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE- P??? OR WRIT??? OR UPDAT?)
S6	1405157	BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE?
S7	74586	S6(3N) (SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR NECESS? OR CERTAIN? OR ACCEPT?)
S8	160990	(WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) (5N) (EQUAL? - OR AT()LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR)
S9	14841	(WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) (5N) (MATCH? - OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO- N?)
S10	29083	S1(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S11	5723	S3(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S12	8	S5 AND S6:S7 AND S8:S9 AND S10 AND S11

File 350:Derwent WPIX 1963-2007/UD=200761
(c) 2007 The Thomson Corporation
File 347:JAPIO Dec 1976-2007/Jun(Updated 070926)
(c) 2007 JPO & JAPIO

12/69,K/1 (Item 1 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2007 The Thomson Corporation. All rts. reserv.

0015575040 - Drawing available

WPI ACC NO: 2006-139202/200615

XRPX Acc No: N2006-120229

Method for accessing indirect memory in flash memory card involves,
 using native application program interface to mask memory access,
 Java

fields as indirect memory elements or Java arrays as indirect memory
 elements

Patent Assignee: TEXAS INSTR FRANCE (TEXI); TEXAS INSTR INC (TEXI)

Inventor: BADL E; CABILLIC G; CHAUVEL G; D'INVERNO D; DINVERNO D;

KUUSELA M

; LASSERRE S; LESOT J; MAJOUL S; MEQUIN J; PELTIER M

Patent Family (40 patents, 112 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update	
EP 1622009	A1	20060201	EP 2004291918	A	20040727	200615	B
US 20060023517	A1	20060202	US 2005186062	A	20050721	200615	E
US 20060025986	A1	20060202	US 2005188310	A	20050725	200615	E
US 20060026126	A1	20060202	US 2005189245	A	20050726	200615	E
US 20060026183	A1	20060202	US 2005186063	A	20050721	200615	E
US 20060026200	A1	20060202	US 2005187199	A	20050722	200615	E
US 20060026201	A1	20060202	US 2005188550	A	20050725	200615	E
US 20060026312	A1	20060202	US 2005188667	A	20050725	200615	E
US 20060026322	A1	20060202	US 2005188923	A	20050725	200615	E
US 20060026353	A1	20060202	US 2005188491	A	20050725	200615	E
US 20060026354	A1	20060202	US 2005188668	A	20050725	200615	E
US 20060026357	A1	20060202	US 2005188411	A	20050725	200615	E
US 20060026370	A1	20060202	US 2005186271	A	20050721	200615	E
US 20060026390	A1	20060202	US 2005186315	A	20050721	200615	E
US 20060026391	A1	20060202	US 2005188827	A	20050725	200615	E
US 20060026392	A1	20060202	US 2005135796	A	20050524	200615	E
US 20060026393	A1	20060202	US 2005186239	A	20050721	200615	E
US 20060026394	A1	20060202	US 2005186330	A	20050721	200615	E
US 20060026395	A1	20060202	US 2005116522	A	20050428	200615	E
US 20060026396	A1	20060202	US 2005116893	A	20050428	200615	E
US 20060026397	A1	20060202	US 2005116897	A	20050428	200615	E
US 20060026398	A1	20060202	US 2005116918	A	20050428	200615	E
US 20060026400	A1	20060202	US 2005188311	A	20050725	200615	E
US 20060026401	A1	20060202	US 2005188336	A	20050725	200615	E
US 20060026402	A1	20060202	US 2005188503	A	20050725	200615	E
US 20060026403	A1	20060202	US 2005188592	A	20050725	200615	E
US 20060026404	A1	20060202	US 2005188502	A	20050725	200615	E
US 20060026405	A1	20060202	US 2005188504	A	20050725	200615	E
US 20060026407	A1	20060202	US 2005188309	A	20050725	200615	E
US 20060026412	A1	20060202	US 2005186036	A	20050721	200615	E
US 20060026563	A1	20060202	US 2005188551	A	20050725	200615	E
US 20060026564	A1	20060202	US 2005188670	A	20050725	200615	E
US 20060026565	A1	20060202	US 2005189422	A	20050726	200615	E
US 20060026566	A1	20060202	US 2005189637	A	20050726	200615	E
US 20060026571	A1	20060202	US 2005189367	A	20050726	200615	E
US 20060026574	A1	20060202	US 2005189211	A	20050726	200615	E
US 20060026575	A1	20060202	US 2005189410	A	20050726	200615	E
US 20060026580	A1	20060202	US 2005189411	A	20050726	200615	E

WO 2006127856 A2 20061130 WO 2006US20162 A 20060524 200680
NCE
US 7260682 B2 20070821 US 2005188668 A 20050725 200755
NCE

Priority Applications (no., kind, date): EP 2004291918 A 20040727; US
2005135796 A 20050524; US 2005188668 A 20050725; WO 2006US20162
A
20060524

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
EP 1622009	A1	EN	91	85	
Regional Designated States,Original: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IT LI LT LU LV MC MK NL PL PT RO SE SI SK TR WO 2006127856 A2 EN National Designated States,Original: AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW Regional Designated States,Original: AT BE BG BW CH CY CZ DE DK EA EE ES FI FR GB GH GM GR HU IE IS IT KE LS LT LU LV MC MW MZ NA NL OA PL PT RO SD SE SI SK SL SZ TR TZ UG ZM ZW					

Alerting Abstract EP A1

NOVELTY - The method involves using native application program
interface
(API) to mask the code sequences for memory access, Java fields as
indirect memory elements or Java arrays to provide an abstraction of
memory for contiguous set of memory elements.

USE - For accessing indirect memory in input/output device, flash
memory card, non-addressable memory banks, etc., using Java
language.

ADVANTAGE - Increases response time of the application and decreases
energy consumption of the platform, while providing a simple technique
to
manage very specific in high level way.

DESCRIPTION OF DRAWINGS - The figure illustrates the process for
accessing indirect memory .

Title Terms/Index Terms/Additional Words: METHOD; ACCESS; INDIRECT;
MEMORY
; FLASH; CARD; NATIVE; APPLY; PROGRAM; INTERFACE; MASK; FIELD;
ELEMENT;
ARRAY

Class Codes

International Classification (+ Attributes)
IPC + Level Value Position Status Version

G06F-0012/00	A	I	F	B	20060101
G06F-0013/24	A	I	F	B	20060101
G06F-0013/28	A	I	F	B	20060101
G06F-0017/00	A	I	F	B	20060101
G06F-0017/30	A	I	F	B	20060101
G06F-0007/00	A	I	F	B	20060101
G06F-0009/00	A	I	F	B	20060101
G06F-0009/30	A	I	F	B	20060101
G06F-0009/34	A	I	F	B	20060101
G06F-0009/40	A	I	L	B	20060101
G06F-0009/44	A	I	F	B	20060101
G06F-0009/45	A	I	F	B	20060101
G06F-0009/455	A	I	F	B	20060101
G11C-0007/10	A	I	F	B	20060101
G06F-0013/00	A	N	L	B	20060101
G06F-0012/00	C	I	L	B	20060101
G06F-0013/20	C	I	F	B	20060101
G06F-0017/00	C	I	L	B	20060101
G06F-0017/30	C	I	L	B	20060101
G06F-0007/00	C	I	L	B	20060101
G06F-0009/00	C	I	L	B	20060101
G06F-0009/30	C	I	L	B	20060101
G06F-0009/34	C	I	F	B	20060101
G06F-0009/40	C	I	L	B	20060101
G06F-0009/44	C	I	L	B	20060101
G06F-0009/45	C	I	L	B	20060101
G06F-0009/455	C	I	L	B	20060101
G11C-0007/10	C	I	L	B	20060101
G06F-0012/00	C	I		B	20060101
G06F-0013/00	C	N		B	20060101

US Classification, Issued: 365189050, 703026000, 707002000, 707100000,
 707103R00, 707103Y00, 710023000, 712228000, 710260000, 711118000,
 711170000, 711133000, 711118000, 711170000, 711132000, 711154000,
 712200000, 712209000, 712210000, 712210000, 712221000, 712221000,
 712223000, 712223000, 712224000, 712224000, 712226000, 712221000,
 712226000, 712226000, 712226000, 712227000, 712227000, 712228000,
 712242000, 712242000, 717118000, 717118000, 717118000, 717147000,
 717118000, 717147000, 717133000, 712227000, 717157000, 717140000,
 717146000, 717140000, 717151000, 717151000

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-F03A; T01-H01B3A; T01-H05B2; T01-J20A;
 T01-J20B1

Method for accessing indirect memory in flash memory card involves,
 using native application program interface to mask memory access,
 Java
 fields as indirect memory elements or Java arrays as indirect memory
 elements

Original Titles:

...Emulating a direct memory access controller...

... Memory usable in cache mode or scratch pad mode to reduce the
 frequency of memory accesses...

... Cache memory usable as scratch pad storage...

...Context save and restore with a stack-based memory structure...

...Method and system for accessing indirect memories

...

... Memory access instruction with optional error check...

...Automatic operand load, modify and store

...

...Removing local RAM size limitations when executing software code

...

...Method and system for managing virtual memory

Alerting Abstract ...The method involves using native application program interface (API) to mask the code sequences for memory access, Java fields as indirect memory elements or Java arrays to provide an abstraction of memory for contiguous set of memory elements. USE - For accessing indirect memory in input/output device, flash memory card, non-addressable memory banks, etc., using Java language...

...DESCRIPTION OF DRAWINGS - The figure illustrates the process for accessing indirect memory .

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...Methods, computer-readable media, and systems for dynamic address translation between a source memory space and a target memory space are provided. In some illustrative embodiments, a method is provided for copying data from a source memory space to a target memory space. The method includes extracting a plurality of source data units, each of size s bits, from the source memory space and translating the plurality of source data units into a plurality of target data units. A target data unit is an addressable unit of the target memory space and each target data unit is of size t bits. The method further includes...

...into a plurality of contiguous transfer units, each of size b bits, in the target memory space...An electronic device comprising a first processor adapted to process software instructions from a memory , and a second processor coupled to the first processor. The second processor is

adapted to interrupt the first processor and to use the first processor as a direct **memory** access (DMA) controller. The second processor uses the first processor as a DMA controller by...

...instructions which, when executed, causes the first processor to load a datum directly from a **memory** location and to transfer the datum to a different **memory** location...

...A processor adapted to couple to external **memory**. The processor comprises a controller and data storage (e.g., **cache memory**). The data storage is configurable to operate in either a **cache policy** mode in which a miss results in an access of the external **memory** or in a scratch pad policy mode in which a miss does not result in an access of the external **memory**. The data storage comprises a first portion and a second portion, and only one of...

...A processor adapted to couple to external **memory**. The processor comprises a controller and data storage. The data storage is usable to store local variables and temporary data and is configurable to operate in either a **cache policy** mode in which a miss results in an access of the external **memory** or in a scratch pad policy mode in which a miss does not result in an access of the external **memory**. The data storage comprises first and second portions, and wherein only one of said portions...

...A multi-threaded processor adapted to couple to external **memory** comprises a controller and data storage operated by the controller. The data storage comprises a...

...second thread, only one of the first or second portions is cleaned to the external **memory** if one of the first or second portions does not contain valid data...

...Systems, methods, and storage media for accessing indirect **memory** in Java applications are provided. In some embodiments, a storage medium is provided that comprises Java application software that performs one or more operations on an indirect **memory** of a device. The software comprises instructions that create an instance of a Java class representing the indirect **memory**, and instructions that access a **memory** element of the indirect **memory** using an element unique identifier ("euid") of the **memory** element. Other embodiments provide a method for accessing **memory**

elements of a device that comprises creating an instance of a Java class representing the memory elements, and accessing a memory element of the memory elements using an element unique identifier ("euid") of the memory element, wherein the memory elements are not mapped into the data memory space of the processor...
...A method and system of informing a micro-sequence of operand width

At least some of the illustrative embodiments may be a method comprising fetching a first opcode, asserting a flag if the first opcode modifies an operand width of a subsequent opcode, fetching a second opcode, triggering a micro-sequence based on the...

...to values in a second stack external to the core. The system also comprises a memory coupled to the processor. In an iterative process, the processor pops a data value off of the first stack and begins to store the data value to the memory while the processor begins to use an existing data value from the first stack to...the predetermined value, the load instruction causes the processor to cause a data value from memory to be loaded into a destination register...

...in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the second storage unit for use by the group of instructions...

...A processor comprising fetch logic adapted to fetch instructions from memory and decode logic coupled to the fetch logic and adapted to decode the fetched instructions...A processor comprising fetch logic adapted to fetch a set of instructions from memory, the set comprising a subset of instructions. The processor further comprises decode logic coupled to...

...including an individual instruction and a first group of instructions. The device further comprises a memory externally coupled to the processor, as well as a second group of instructions. When executed...

...Methods, computer-readable media, and systems for virtual memory management in Java(TM) are provided. In some illustrative embodiments, a computer-readable medium storing a Java program that, when executed by a processor, performs a method for virtual memory management is provided.

The method includes creating a Java representation of a page table,
wherein

...

...storing a Java program that, when executed by a processor, performs
a
method for virtual memory management that includes creating a Java
representation of a segment descriptor, changing a field of...Some
illustrative embodiments are a processor comprising fetch logic that
retrieves an instruction from a memory, the instruction being part of
a
program, and decode logic coupled to the fetch logic...

...methods and apparatus that fetch a first opcode, assert a flag if
the
first opcode modifies an operand width of a subsequent opcode,
fetch a
second opcode, trigger a micro-sequence based on the...

Claims:

...What is claimed is: 1. A method for copying data from a source
memory space to a target memory space, the method
comprising: extracting
a plurality of source data units from the source memory space,
wherein
each source data unit is of size s bits; translating the plurality of...

...target data units, wherein a target data unit is an addressable unit
of
the target memory space and each target data unit is of size t bits;
and copying the plurality of target data units into a plurality of
contiguous transfer units in the target memory space, wherein each
transfer unit is of size b bits electronic device, comprising: a first
processor adapted to process software instructions from a memory;
and a
second processor coupled to the first processor, said second processor
adapted to interrupt the first processor and to use the first processor
as
a direct memory access (DMA) controller; wherein the second processor
uses
the first processor as a DMA controller...

...instructions which, when executed, causes the first processor to
load a
datum directly from a memory location and to transfer the datum to a
different memory location...

...What is claimed is: 2. A processor adapted to couple to
external
memory, comprising: a controller; data storage operated by said
controller,
said data storage configurable to operate in either a cache policy
mode
in which a miss results in an access of the external memory or in a
scratch pad policy mode in which a miss does not result in an access of
the
external memory; wherein said data storage comprises a first portion
and a

second portion, and wherein only...

...What is claimed is:**1**. A processor adapted to couple to external memory, comprising: a controller; data storage operated by said controller, said data storage usable to store local variables and temporary data and said data storage configurable to operate in either a cache policy mode in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the external memory; wherein said data storage comprises a first portion and a second portion, and wherein only...

...What is claimed is:**2**. A multi-threaded processor adapted to couple to external memory, comprising: a controller; data storage operated by said controller, said data storage comprises a first...

...second thread, only one of said first or second portions is cleaned to the external memory if one of said first or second portions does not contain valid data... storage medium comprising Java application software that performs one or more operations on an indirect memory of a device, said software comprising: instructions that create an instance of a Java class representing the indirect memory; and instructions that access a memory element of the indirect memory using an element unique identifier ("euid") of the memory element...

...**3**. A method comprising: fetching a first opcode; asserting a flag if the first opcode modifies an operand width of a subsequent opcode; fetching a second opcode, and triggering a micro-sequence based on...

...first stack corresponding to values in a second stack external to said core; and a memory coupled to the processor; wherein, in an iterative process, the processor pops a data value off of the first stack and begins to store the data value to said memory while the processor begins to use an existing data value from the first stack to... plurality of registers coupled to the ALU; wherein, based on a control bit in a memory access instruction, said processor executes said instruction by causing contents of a source register to...

...value, said instruction causes said processor to cause a data value

to
be moved between memory and a data register, said predetermined value
being used to calculate a valid memory address from which to load the
data value...

...in the data structure, the decode logic obtains the operand from the
first storage unit, modifies the operand, and stores the operand to
the
second storage unit for use by said group of instructions...

...1. A processor, comprising: fetch logic adapted to fetch
instructions from memory ; and decode logic coupled to said fetch logic
and
adapted to decode said fetched instructions; wherein, if a bit...
is: 1. A processor, comprising: a fetch logic that retrieves a
first
instruction from a memory ; a decode logic coupled to the fetch logic;
and a
data structure at least partially within the memory ; wherein the
decode
logic decodes the first instruction and triggers execution of a first
micro
...

...1. A processor, comprising: fetch logic adapted to fetch a set
of
instructions from memory , said set comprising a subset of
instructions; decode logic coupled to the fetch logic and...

...comprising: a processor including an individual instruction and a
first
group of instructions; and a memory externally coupled to the
processor
and comprising a second group of instructions; wherein, when executed...

...storing a Java program that, when executed by a processor, performs
a
method for virtual memory management comprising: creating a Java
representation of a page table, wherein each entry of the Java
representation comp... is claimed is: 1. A processor,
comprising: fetch
logic that retrieves an instruction from a memory , the instruction
being
part of a program; and decode logic coupled to the fetch logic...

12/69,K/2 (Item 2 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0014662331 - Drawing available

WPI ACC NO: 2005-009912/200501

Related WPI Acc No: 2007-480868

XRPX Acc No: N2005-007778

Non-volatile memory device e.g. programmable ROM, for computer system,

has control unit to modify information indicating size of boot code

section upon receiving preset sequence of bus cycles to vary boot code section size

Patent Assignee: ADVANCED MICRO DEVICES INC (ADMI)

Inventor: WISOR M T

Patent Family (1 patents, 1 countries)

Patent Application

Number	Kind	Date	Number	Kind	Date	Update
US 6823435	B1	20041123	US 1997974971	A	19971120	200501 B

Priority Applications (no., kind, date): US 1997974971 A 19971120

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
US 6823435	B1	EN	8	4		

Alerting Abstract US B1

NOVELTY - The device has a memory array (28) with a boot code section

(36) that stores boot code. A storage unit stores information indicating

size of the boot code section. A control unit (30) controls the storage

and retrieval of data within and from the array, respectively. The unit (30) modifies the information indicating the size of the code

section

upon receiving a preset sequence of bus cycles to vary the code section

size .

DESCRIPTION - An INDEPENDENT CLAIM is also included for a computer system

with a non-volatile memory unit.

USE - Used for a computer system (claimed).

ADVANTAGE - The control unit modifies the information indicating the

size of the boot code section upon receiving a preset sequence of bus

cycles to vary the boot code section, thus enabling the usage of unused portion of the boot section to be utilized by system software for data storage and retrieval.

DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a flash

memory unit.

20 Memory bus

28 Memory array

30 Control unit

32 Logic unit

36 Boot code section

Title Terms/Index Terms/Additional Words: NON; VOLATILE; MEMORY ;
DEVICE;
PROGRAM; ROM; COMPUTER; SYSTEM; CONTROL; UNIT; MODIFIED; INFORMATION;
INDICATE; SIZE; BOOT; CODE; SECTION; RECEIVE; PRESET; SEQUENCE; BUS;
CYCLE; VARY

Class Codes

International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06F-0012/00 A I R 20060101

G06F-0012/00 C I R 20060101

US Classification, Issued: 711103000, 712037000, 713002000, 711170000

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-F01B; T01-F05B2

Non-volatile memory device e.g. programmable ROM, for computer
system,
has control unit to modify information indicating size of boot
code
section upon receiving preset sequence of bus cycles to vary boot code
section size

Original Titles:

Non-volatile memory system having a programmably selectable boot
code
section size

Alerting Abstract ...NOVELTY - The device has a memory array (28)
with
a boot code section (36) that stores boot code. A storage unit stores
information indicating size of the boot code section. A control
unit
(30) controls the storage and retrieval of data within and from the
array,
respectively. The unit (30) modifies the information indicating the
size
of the code section upon receiving a preset sequence of bus cycles
to
vary the code section size . DESCRIPTION - An INDEPENDENT CLAIM is
also
included for a computer system with a non-volatile memory unit...

...ADVANTAGE - The control unit modifies the information indicating
the
size of the boot code section upon receiving a preset sequence of
bus
cycles to vary the boot code section...

...DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a
flash
memory unit...

...20 Memory bus...

...28 Memory array...

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A non-volatile memory system is presented having a boot code section, wherein the size of the boot code section may be programmably selected.

One embodiment of the non-volatile memory system includes a memory array, a logic unit, a control unit, and a program store. The memory

array includes multiple non-volatile memory cells (e.g., flash EEPROM cells). The memory array is divided into memory blocks of equal size

. A number of the memory blocks are allocated for boot code storage, forming a boot code section of the memory array. The control unit controls storage of data within and retrieval of data from the memory array. The control unit includes a configuration register having a boot code section size field. The contents of the boot code section

size field determine the number of memory blocks making up the boot code section. The logic unit is coupled between the control unit and the memory

array, and receives address, data, and control signals from an external source. The logic unit provides the address, data, and control signals to

the control unit and to the memory array. The program store stores instructions and data which determine the functionality of the control unit. Commands and configuration data are conveyed to the non-volatile memory system using predetermined sequences of bus write cycles. One embodiment of a computer system includes a central processing unit (CPU),

and expansion bus, a memory bus, chip set logic, and the non-volatile memory system.

Claims:

What is claimed is: 1. The non-volatile memory device comprising: a

memory array comprising a plurality of memory blocks, wherein a boot code section of the memory array is configured to store boot code; a storage unit, wherein a portion of the storage unit is configured to store

information indicating a size of the boot code section; and a control

unit configured to control storage of data within and retrieval of data from the memory array, wherein the control unit is further configured to

vary the size of the boot code section by modifying the information

indicating the size of the boot code section, wherein the control unit

is further configured to modify the information in response to...

12/69,K/3 (Item 3 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0012340921 - Drawing available
WPI ACC NO: 2002-283110/200233
XRPX Acc No: N2002-221177

Calibration method for correcting synchronization errors in impulse widths

in a device for testing an integrated circuit ensures that impulse widths

do not adversely affect test measurements leading to false rejects

Patent Assignee: SCHLUMBERGER TECHNOLOGIES INC (SLMB)

Inventor: HELLAND J C

Patent Family (6 patents, 6 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update	
FR 2808333	A1	20011102	FR 20013388	A	20010313	200233	B
DE 10112311	A1	20020117	DE 10112311	A	20010314	200233	E
JP 2001305197	A	20011031	JP 200167243	A	20010309	200233	E
KR 2001092312	A	20011024	KR 200113100	A	20010314	200233	E
US 6496953	B1	20021217	US 2000526407	A	20000315	200307	E
TW 508446	A	20021101	TW 2001105048	A	20010409	200352	E

Priority Applications (no., kind, date): US 2000526407 A 20000315

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
FR 2808333	A1	FR	33	6		
JP 2001305197	A	JA	19			
TW 508446	A	ZH				

Alerting Abstract FR A1

NOVELTY - Method has the following steps: recording in memory , associated with a selected terminal of the device under test, of synchronization event data relating to the DUT, supply of function data (72) relating to the test, determining if the data cause a transition state

in the DUT, with the state causing an impulse, adjustment of the synchronization event data so that the synchronization events are matched

to the impulse width and generation of a test signal to apply to the DUT

including the synchronization event adjusted for impulse width.

DESCRIPTION - The invention also relates to a calibration device for sending signals to a DUT for correcting synchronization errors in impulse widths.

USE - Device for ensuring that impulse widths sent from automatic test equipment to an integrated circuit (DUT) are correct and do not cause an erroneous error signal.

ADVANTAGE - In high performance automatic test devices for testing integrated circuits output signals can be adversely affected if impulse

widths of test signals applied to the DUT are not correct. The invention provides a method for ensuring that impulse widths of signals used during device testing are correct.

DESCRIPTION OF DRAWINGS - (Drawing includes non-English language text).

Figure shows a block diagram of the invention.

118DUT
70register assembly
72function data source
74decoder
102event sequence register.

Title Terms/Index Terms/Additional Words: CALIBRATE; METHOD; CORRECT; SYNCHRONISATION; ERROR; IMPULSE; WIDTH; DEVICE; TEST; INTEGRATE; CIRCUIT; ENSURE; ADVERSE; AFFECT; MEASURE; LEADING; FALSE; REJECT

Class Codes

International Classification (Main): G01R-031/3183, G06F-011/00
(Additional/Secondary): G01R-031/28, G01R-035/00, G11C-029/00
US Classification, Issued: 714744000, 714731000

File Segment: EPI;

DWPI Class: S01; U11; U22

Manual Codes (EPI/S-X): S01-G01A1; S01-G01A5; U11-F01C3; U22-H

...NOVELTY - Method has the following steps: recording in memory , associated with a selected terminal of the device under test, of synchronization event data relating...

...causing an impulse, adjustment of the synchronization event data so that the synchronization events are matched to the impulse width and generation of a test signal to apply to the DUT including the synchronization event...

Original Publication Data by Authority

Original Abstracts:

...error during testing of an integrated circuit are described. The method includes storing in a memory , associated with a selected terminal of an integrated circuit, event timing data pertaining to testing of the integrated circuit. Functional data is provided, pertaining to...

...then applied to the selected terminal of the integrated circuit, the test signal including pulse width adjusted event timing. A test program first loads scrambler and sequencer memories with a code representing event timing data and event type data for a number of events that are to occur during a test vector, as specified by the user. According to one

embodiment, to implement single value pulse width calibration, additional coding is provided that reflects variations on event timing values compensating for pulse width timing error. Circuitry external to the local event sequencer of the tester analyzes the stream of functional data describing event polarity during every test cycle, and determines if a given bit of... pulse. The results of this analysis become part of the data stored in the scrambler memory. These data act as a pointer to select the address in the sequencer memory that contains the correct pulse width, adjusted event timing data. According to another embodiment which implements general pulse width calibration, the event sequencer is modified to include pulse width calculation circuitry, which stores event time and event type data for the most recent events and calculates the pulse width of the present event by subtracting the nominal time value...

Claims:

...timing errors for testing an integrated circuit, comprising the acts of: (a) storing in a memory, associated with a selected terminal of said integrated circuit, event timing data pertaining to testing of said integrated circuit; (b) providing functional data pertaining to said testing; (c) determining if said functional data causes a state transition in said integrated...

...state transition creating a pulse; (d) adjusting said event timing data, thereby to produce pulse width adjusted event timing; and (e) generating a test signal to be applied to said selected terminal, said test...

12/69,K/4 (Item 4 from file: 350)
DIALOG(R) File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0009524387 - Drawing available
WPI ACC NO: 1999-468482/199939
XRPX Acc No: N1999-349804

Automatic window resizing method in graphical user interface

Patent Assignee: INT BUSINESS MACHINES CORP (IBMC)

Inventor: AMRO H Y

Patent Family (1 patents, 1 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
US 5940077	A	19990817	US 1996626197	A	19960329	199939 B

Priority Applications (no., kind, date): US 1996626197 A 19960329

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
US 5940077	A	EN	7	3	

Alerting Abstract US A

NOVELTY - When the third resultant obtained is 30-70 % of window height,
it is assigned as zoomed out size with respect to height. If the third resultant is 30-70 % of window height, the window height is reduced by 70 %
and 30 % respectively. The same procedure is repeated for the width of window. If the window is in the zoomed out size, it is enlarged to default size, automatically.

DESCRIPTION - Based on the input command from the user, a display on a portion of window is controlled, to determine whether the window is in a zoomed outside. When the window is not in the zoomed out size, height and width of window and computer display, are determined. Then the window height is squared and the squared value is divided by the height of computer display, to obtain a first resultant. Then division of 1' by total number of displayed windows, is carried out and then 1' is added to the division result, to obtain second resultant. The first and second resultants are then multiplied, to obtain third resultant. INDEPENDENT CLAIMS are also included for the following:

1.recording medium storing computer readable program for automatic window size modification ;

2.automatic window resizing system for automatically resizing window displayed in default state.

USE - For automatic window resizing in graphical user interface of operating systems such as windows (TM), OS/2 (TM) and AIX (TM)

operating
system.

ADVANTAGE - The contents displayed in a zoomed out window are proportionally reduced according to the amount of size reduction of the window, therefore only the entire window is reduced in size and the contents are retained in the original size. The GUI displays the new window based on the default size and passes focus to it as in the case of newly opened window.

DESCRIPTION OF DRAWINGS - The figure depicts the GUI display window for displaying default window along with focus and zoomed out windows.

Title Terms/Index Terms/Additional Words: AUTOMATIC; WINDOW; METHOD; GRAPHICAL; USER; INTERFACE

Class Codes

International Classification (Main): G06F-015/00
US Classification, Issued: 345342000, 345340000

File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-J

Original Titles:

Method, memory and apparatus for automatically resizing a window while continuing to display information therein.

. Alerting Abstract ...70 % of window height, the window height is reduced by 70 % and 30 % respectively. The same procedure is repeated for the width of window. If the window is in the zoomed out size, it is enlarged to...
...recording medium storing computer readable program for automatic window size modification ; automatic window resizing system for automatically resizing window displayed in default state...

12/69,K/5 (Item 5 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0009058714 - Drawing available

WPI ACC NO: 1998-112433/199811

XRPX Acc No: N1998-090094

Smart card with integrated circuit with processor and memory - has
tickets with fields for storing entitlement data for ticket, validity
data,
and data for checking ticket validity, and stores data using code
with

fixed number of bits per bit group

Patent Assignee: KONINK KPN NV (NEPO); KONINK PTT NEDERLAND NV (NEPO)

Inventor: DRUPSTEEN M M P; MULLER F

Patent Family (11 patents, 32 countries)

Patent			Application			
Number	Kind	Date	Number	Kind	Date	Update
EP 823694	A1	19980211	EP 1996202240	A	19960809	199811 B
WO 1998007120	A1	19980219	WO 1997EP4333	A	19970807	199814 E
AU 199741180	A	19980306	AU 199741180	A	19970807	199830 E
EP 920681	A1	19990609	EP 1997938893	A	19970807	199927 E
			WO 1997EP4333	A	19970807	
AU 718123	B	20000406	AU 199741180	A	19970807	200027 E
US 6119945	A	20000919	US 1997908716	A	19970808	200048 E
NZ 334055	A	20010223	NZ 334055	A	19970807	200115 E
			WO 1997EP4333	A	19970807	
EP 920681	B1	20020220	EP 1997938893	A	19970807	200214 E
			WO 1997EP4333	A	19970807	
DE 69710588	E	20020328	DE 69710588	A	19970807	200229 E
			EP 1997938893	A	19970807	
			WO 1997EP4333	A	19970807	
ES 2172809	T3	20021001	EP 1997938893	A	19970807	200275 E
CA 2262760	C	20021105	CA 2262760	A	19970807	200281 E
			WO 1997EP4333	A	19970807	

Priority Applications (no., kind, date): EP 1996202240 A 19960809

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
--------	------	-----	----	-----	--------------

EP 823694	A1	EN	13	8	
-----------	----	----	----	---	--

Regional Designated States,Original: AT BE CH DE DK ES FI FR GB GR IE
IT

LI LU MC NL PT SE

WO 1998007120	A1	EN	23	8	
---------------	----	----	----	---	--

National Designated States,Original: AU CA CN CZ EE HU IL JP LT LV NO
NZ

PL SG SI

Regional Designated States,Original: AT BE CH DE DK EA ES FI FR GB GR
IE

IT LU MC NL PT SE

AU 199741180	A	EN			
--------------	---	----	--	--	--

Based on OPI patent WO 1998007120

EP 920681	A1	EN			
-----------	----	----	--	--	--

PCT Application WO 1997EP4333

Based on OPI patent WO 1998007120

Regional Designated States,Original: AT BE CH DE DK ES FI FR GB GR IE
IT

LI LU NL PT SE

AU 718123	B	EN	Previously issued patent AU 9741180
NZ 334055	A	EN	Based on OPI patent WO 1998007120 PCT Application WO 1997EP4333
EP 920681	B1	EN	Based on OPI patent WO 1998007120 PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120
Regional Designated States, Original:			AT BE CH DE DK ES FI FR GB GR IE IT
LI LU NL PT SE			
DE 69710588	E	DE	Application EP 1997938893 PCT Application WO 1997EP4333
			Based on OPI patent EP 920681
			Based on OPI patent WO 1998007120
ES 2172809	T3	ES	Application EP 1997938893
			Based on OPI patent EP 920681
CA 2262760	C	EN	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120

Alerting Abstract EP A1

The smart card comprises an integrated circuit with a processor having a memory. The memory is structured to comprises tickets (20). A ticket comprises an entitlement field (21) for storing data relating to the entitlement of the ticket.

A ticket further comprises a validation field (22) for storing data relating to the validity of the ticket, and a verification field (23) for storing data relating to a check of the validity of the ticket. Data is stored using a code containing a fixed number of set bits per group of bits. The code words have eight bits, and the set bits in each code word equal four.

USE - For tickets stored in smart cards and for using stored tickets. E.g. for electronic purse. Also for loyalty card or points card used by shops. Also for personal data such as medical record.

ADVANTAGE - Allows use of open tickets that is tickets which have non-predetermined validity date or time. Tickets can be securely stored.

Title Terms/Index Terms/Additional Words: SMART; CARD; INTEGRATE; CIRCUIT;

PROCESSOR; MEMORY ; TICKET; FIELD; STORAGE; DATA; VALID; CHECK; CODE;
FIX; NUMBER; BIT; PER; GROUP

Class Codes

International Classification (Main): G06K-019/06, G06K-019/07, G07F-007/08

(Additional/Secondary): G06K-019/073, G07B-015/00

US Classification, Issued: 235492000, 235380000, 235383000

File Segment: EPI;

DWPI Class: T01; T05

Manual Codes (EPI/S-X): T01-H01C1; T01-J05A; T05-C03; T05-H02C5C

Smart card with integrated circuit with processor and memory - ...

...data for ticket, validity data, and data for checking ticket validity,
and stores data using code with fixed number of bits per bit group

Alerting Abstract ...The smart card comprises an integrated circuit with
a processor having a memory . The memory is structured to comprises
tickets (20). A ticket comprises an entitlement field (21) for
storing...

...relating to a check of the validity of the ticket. Data is stored
using
a code containing a fixed number of set bits per group of bits.
The
code words have eight bits, and the set bits in each code word equal
four
...

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...a different, second storage command (WRITE) when validating the
ticket.
Preferably, in the tickets a code is used having a fixed number of
set
bits , thus preventing the fraudulent modification of an issued
ticket .

...

...and using a different, second storage command (WRITE) when
validating
the ticket. Thus the fraudulent modification of an issued ticket is
prevented...

...a different, second storage command (WRITE) when validating the
ticket
(20) at the validation terminal (82). Thus, the fraudulent
modification
of an issued ticket (20) is prevented...
...and using a different, second storage command (WRITE) when
validating
the ticket. Thus the fraudulent modification of an issued ticket is
prevented. >

Claims:

1. Smart card (1) comprising an integrated circuit (10) having a
processor
(11) and a memory (12), the memory being structured so as to
comprise tickets (20), a ticket comprising an entitlement field (21)
for
storing...

...A smart card (1) comprising an integrated circuit (10) having a processor (11) and a memory (12), the memory being organized so as to comprise tickets (20), a ticket comprising at least one field (21; 22; 23) for storing data relating to the ticket, characterized by...

...12) for storing data in the at least one field in the form of a code containing a fixed number of set bits per group of bits .

...

...operational exclusively in response to an identification of a first type of terminal, and a memory , including , a ticket stored in the memory having at least one field for storing data relating to the ticket; wherein the smart card is configured for storing data using a code containing a fixed number of set bits per group of bits.

12/69,K/6 (Item 6 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007249957 - Drawing available

WPI ACC NO: 1995-303798/199540

XRPX Acc No: N1995-230816

Digital signal coding method for image sequence of blocks or macroblocks -

calculating image complexity and modifying quantisation step as function

of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency

Patent Assignee: LAB ELECTRONIQUE PHILIPS (PHIG); PHILIPS ELECTRONICS NV

(PHIG); PHILIPS GLOEILAMPENFAB NV (PHIG); US PHILIPS CORP (PHIG);

KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: TRANCHARD L

Patent Family (5 patents, 7 countries)

Patent			Application			
Number	Kind	Date	Number	Kind	Date	Update
EP 670663	A1	19950906	EP 1995200384	A	19950217	199540 B
FR 2717029	A1	19950908	FR 19942382	A	19940302	199541 E
JP 7284109	A	19951027	JP 199540348	A	19950228	199601 E
US 5680483	A	19971021	US 1995392632	A	19950222	199748 E
JP 3818679	B2	20060906	JP 199540348	A	19950228	200659 E

Priority Applications (no., kind, date): FR 19942382 A 19940302; FR 19946380 A 19940526

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
EP 670663	A1	FR	30	11		
Regional Designated States, Original: DE FR GB IT SE						
JP 7284109	A	JA	19	1		
US 5680483	A	EN	20	11		
JP 3818679	B2	JA	28		Previously issued patent	JP
07284109						

Alerting Abstract EP A1

The method involves defining the complexity of the image as the number of bits per image proportional to the number of bits issued during the coding step. The regulation stage includes evaluating the number of bits

in each group, which is proportional to the complexity, the number of images, the bit rate at the coding output and the image frequency.

For each new image, the number of bits per image is estimated. The estimated value is then corrected (400), using limiting maximum and minimum

values determined by the state of a buffer memory (10). For each macroblock, a coefficient of modification for a quantisation step is then calculated (110).

USE/ADVANTAGE - E.g. digital compression of video signal compatible with

MPEG-2 standard. Bit rate switching without broadcast interruption or interference allows increased flexibility.

Title Terms/Index Terms/Additional Words: DIGITAL; SIGNAL; CODE; METHOD;

IMAGE; SEQUENCE; BLOCK; CALCULATE; COMPLEX; MODIFIED; QUANTUM; STEP; FUNCTION; NUMBER; BIT; PER; GROUP; ESTIMATE; ACCORD; RATE; FREQUENCY

Class Codes

International Classification (Main): H04N-007/32

(Additional/Secondary): H04N-011/04, H04N-005/92

International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06T-0009/00	A	I		R	20060101
H04N-0007/24	A	I		R	20060101
H04N-0007/32	A	I		R	20060101
H04N-0007/50	A	I		R	20060101
H04N-0007/60	A	I		R	20060101
H04N-0011/04	A	I	L	B	20060101
H04N-0005/92	A	I	L	B	20060101
H04N-0007/32	A	I	F	B	20060101
G06T-0009/00	C	I		R	20060101
H04N-0007/24	C	I		R	20060101
H04N-0007/32	C	I		R	20060101
H04N-0007/50	C	I		R	20060101
H04N-0007/52	C	I		R	20060101

US Classification, Issued: 348405000, 348419000, 382236000, 382251000, 382239000

File Segment: EPI;

DWPI Class: W02; W04

Manual Codes (EPI/S-X): W02-F07B; W02-F07C; W04-P01A3; W04-P01A5

...calculating image complexity and modifying quantisation step as function of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency

Alerting Abstract ...the complexity of the image as the number of bits per image proportional to the number of bits issued during the coding step. The regulation stage includes evaluating the number of bits in each group, which is...

...then corrected (400), using limiting maximum and minimum values determined by the state of a buffer memory (10). For each macroblock, a coefficient of modification for a quantisation step is then calculated...

Original Publication Data by Authority

Original Abstracts:

...the blocks or macroblocks, and a bitrate control sub-assembly. The sub-assembly includes a buffer memory and a device for

modifying

the quantization step used in quantization of the blocks or macroblocks.

The buffer memory and the device for modifying the quantization step are connected in series. The device for modifying the quantization step...

Claims:

...coded as a function of the complexity value thus computed,

wherein: (A)

said complexity value is defined as a number of bits per picture proportional to the number of bits observed at the end of coding

; (B)

the step of controlling the bitrate comprising the following sub-

steps: (1)

for each given group of N successive pictures, evaluating a number of

bits which comprise a group profile, said group profile having a value

PROF which is proportional to said complexity value, to the number N, and

to a bitrate $R(t)$ observed at the coding output, and inversely proportional to the period of the pictures; (2) for each new picture to be

coded in the sequence: (a) estimating a number of bits corresponding to

said new picture and having a value NBNP which is proportional to said complexity value, and, a number of bits per sliding group having a

value NBSG which is proportional to said group profile value PROF...

...NBNP and two limit values MIN(CN) and MAX(CN) of the fullness of a buffer memory for storing coded signals, the selection criterion being the selection of that value which is between the other...

...values; and, (3) for each macroblock of said new picture, computation of

a coefficient for modifying the quantization step of said macroblock,

said coefficient being equal or proportional to the sum of a number of bits

expressing the initial fullness of a buffer memory defined as virtual

memory and a complementary number which is equal to the number of

bits already generated by coding the (j-1) macroblocks preceding the macroblock concerned of the rank j in the same picture, reduced by

a

number of correction bits related to the values of j and CNPP and

to the number of macroblocks per picture.

12/69,K/7 (Item 7 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007022343 - Drawing available

WPI ACC NO: 1995-038009/199506

XRPX Acc No: N1995-030071

Image processing system with variable width memory bus for MPEG
images -

has controller that splits word in half and stores each half
separately,

and reassembles halves on read operation.

Patent Assignee: SGS THOMSON MICROELTRN SA (SGSA); STMICROELECTRONICS
SA

(SGSA)

Inventor: ALAIN A; ARTIERI A

Patent Family (7 patents, 6 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
EP 632388	A1	19950104	EP 1994410044	A	19940627	199506 B
FR 2707118	A1	19950106	FR 19938218	A	19930630	199507 E
JP 7154781	A	19950616	JP 1994170329	A	19940630	199533 E
US 5825372	A	19981020	US 1994267195	A	19940629	199849 E
EP 632388	B1	19991222	EP 1994410044	A	19940627	200004 E
DE 69422228	E	20000127	DE 69422228	A	19940627	200012 E
			EP 1994410044	A	19940627	
JP 3787847	B2	20060621	JP 1994170329	A	19940630	200643 E

Priority Applications (no., kind, date): FR 19938218 A 19930630

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
EP 632388	A1	FR	26	12		
Regional Designated States,Original: DE FR GB IT						
JP 7154781	A	JA	19			
EP 632388	B1	FR				
Regional Designated States,Original: DE FR GB IT						
DE 69422228	E	DE			Application	EP 1994410044
					Based on OPI patent	EP 632388
JP 3787847	B2	JA	23		Previously issued patent	JP
07154781						

Alerting Abstract EP A1

The image processor co-operates with a memory that can store three decoded images. The memory is accessed by a bus N bits wide. For two processing modes a bus width of N/2 is used.

For each instruction to write an N-bit word to memory a circuit (62) causes the successive writing of the first and second half of the word, using N/2 bits. To read memory the two half words are extracted and juxtaposed to re-form the N-bit word. An address controller generates two distinct addresses for each address supplied by the processor. The clock signal to the processor is inhibited to ensure each memory access instruction is executed twice.

USE/ADVANTAGE - MPEG decoder. Adapts to differing bus widths

without
modification of architecture of peripherals communicating with memory
,
and simplifies implementation of decoder.

Title Terms/Index Terms/Additional Words: IMAGE; PROCESS; SYSTEM;
VARIABLE;
WIDTH; MEMORY ; BUS; CONTROL; SPLIT; WORD; HALF; STORAGE; SEPARATE;
HALVES; READ; OPERATE; MPEG; DECODER

Class Codes

International Classification (Main): G06F-012/02, G06F-012/04, H04N-
007/24

(Additional/Secondary): G06F-013/40

International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06F-0012/04	A	I		R	20060101
G06F-0013/40	A	I		R	20060101
G06F-0009/34	A	I	L	B	20060101
H04N-0007/26	A	I		R	20060101
H04N-0007/26	A	I	F	B	20060101
H04N-0007/36	A	I		R	20060101
H04N-0007/50	A	I		R	20060101
G06F-0012/04	C	I		R	20060101
G06F-0013/40	C	I		R	20060101
H04N-0007/26	C	I		R	20060101
H04N-0007/36	C	I		R	20060101
H04N-0007/50	C	I		R	20060101

US Classification, Issued: 345512000, 345509000

File Segment: EPI;

DWPI Class: T01; W04

Manual Codes (EPI/S-X): T01-H01A; T01-H07A1; T01-J10A2; W04-P01A3;
W04-P01A5; W04-P01C5

Image processing system with variable width memory bus for MPEG
images...

Original Titles:

...Processor system particularly for image processing comprising a
variable
size memory bus...

...Processor system particularly for image processing comprising a
variable
size memory bus...

...IMAGE PROCESSING SYSTEM HAVING VARIABLE LENGTH MEMORY BUS...

...Image processing system including a variable size memory bus.

Alerting Abstract ...The image processor co-operates with a memory
that
can store three decoded images. The memory is accessed by a bus N
bits
wide. For two processing modes a bus width...

...For each instruction to write an N-bit word to memory a circuit (62) causes the successive writing of the first and second half of the word, using N/2 bits. To read memory the two half words are extracted and juxtaposed to re-form the N-bit word...

...supplied by the processor. The clock signal to the processor is inhibited to ensure each memory access instruction is executed twice...

...USE/ADVANTAGE - MPEG decoder. Adapts to differing bus widths without modification of architecture of peripherals communicating with memory and simplifies implementation of decoder.

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...comprising a data bus with a fixed size of N bits (D64) connected to a memory (12) for words of n bits by a bus with a size of n bits (D16), where N is...

...execution by the processor of an instruction for writing an N-bit word into the memory, successively writing each sub-word of n bits constituting this N-bit word to distinct addresses; and means (60...

...for, on each execution of an instruction for reading an N-bit word from the memory, successively reading from the said memory at distinct addresses sub-words of n bits, and juxtaposing these sub-words on the bus of fixed size...

...a data bus having a fixed N-bits size connected to an n-bits word memory through a bus having an n-bits size, where N is a multiple of n, and n is a variable value. The system includes means for, at each execution by the processor of a write instruction of one word of N bits in the memory, successively writing each sub-word of n bits constituting this word of N bits at distinct addresses, and means for, at each execution of a read instruction of a word of N bits in the memory, successively reading in this memory at distinct addresses sub-words of n bits, and juxtaposing these sub-words on the fixed size bus.

Claims:

...adapted to processing pictures according to intra, predicted and

bidirectional modes in cooperation with a **memory** (12) capable of storing at least three decoded pictures and accessible through an N-bit data bus, characterized in that it comprises, for processing pictures only according to the intra and predicted modes in cooperation with a half-size **memory** through an N/2-bit bus: - means (62) for, at each execution by the processor of a write instruction of one N-bit word in the **memory**, successively writing each N/2-bit sub-word constituting said N-bit word; - means (60, 64, 65, 66) for, at each execution of a read instruction of an N-bit word in the **memory**, successively reading in said **memory** two N/2-bit sub-words, and juxtaposing these sub-words on the N-bit bus; - an **address** folding circuit (52) comprising: - an addressing circuit (86) for providing the **memory** with two distinct addresses for each address provided by the processor; - an address generating circuit (80-84) for providing an address within the address boundaries of the **memory** when an address provided by the addressing circuit is out of predetermined boundaries; and - means (92, 94) for inhibiting the decoding if an address provided to the **memory** in write mode corresponds to data which has not yet been read.

...

...adapted to process images according to intra, predicted and bidirectional modes, in cooperation with a **memory** capable of storing at least three decoded images and accessible through an N-bit data bus, and adapted to process images only according to intra and predicted modes in cooperation with a half-size **memory** through an N/2-bit bus, said image processing system comprising: means for, at each execution by the processor of a write instruction of one N-bit word to the half-size **memory**, successively writing each N/2-bit sub-word of the N-bit word; means for instruction of an N-bit word from the half-size **memory**, successively reading in said half-size **memory** two N/2-bit sub-words, and juxtaposing these subwords on the N-bit bus; an addressing circuit for providing the half-size **memory** with two distinct addresses for each address provided by the processor; an address folding circuit for providing an address within the address boundaries of the half-size **memory** when an address provided by the addressing means is out of the boundaries; and means for stopping the processor if an address provided

to
the half-size memory in write mode corresponds to data which has not
yet
been read.

12/69,K/8 (Item 8 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2007 The Thomson Corporation. All rts. reserv.

0003553510

WPI ACC NO: 1985-160661/198527

Related WPI Acc No: 1985-277861; 1990-255633; 2000-239401

High speed graphic pattern processing appts. - uses raster scan CRT and control unit with microprogram memory and decoder

Patent Assignee: HITACHI ENG CO LTD (HITJ); HITACHI LTD (HITA); HITACHI

MFG CO (HITA); HITACHI SEISAKUSHO KK (HITA); KAJIWARA H (KAJI-I); KATSURA K (KATS-I); MAEJIMA H (MAEJ-I)

Inventor: KAJIWARA H; KATSURA K; MAEJIMA H

Patent Family (20 patents, 5 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
EP 146961	A	19850703	EP 1984116285	A	19841224	198527 B
US 4862150	A	19890829	US 1984686039	A	19841224	198944 E
EP 146961	B	19910320	EP 1984116285	A	19841224	199112 E
DE 3484297	G	19910425				199118 E
US 5043713	A	19910827	US 1989350254	A	19890511	199137 E
US 5300947	A	19940405	US 1984686039	A	19841224	199413 E
			US 1989350254	A	19890511	
			US 1991737398	A	19910729	
US 5332995	A	19940726	US 1984686039	A	19841224	199429 E
			US 1989350254	A	19890511	
			US 1991736780	A	19910729	
KR 199410224	B1	19941022	KR 19848375	A	19841226	199638 E
			KR 199319698	A	19930925	
KR 199410225	B1	19941022	KR 19848375	A	19841226	199638 E
			KR 199319695	A	19930925	
KR 199507531	B1	19950711	KR 19848375	A	19841226	199715 E
			KR 199319696	A	19930925	
KR 199507532	B1	19950711	KR 19848375	A	19841226	199715 E
			KR 199319697	A	19930925	
US 5631668	A	19970520	US 1984686039	A	19841224	199726 E
			US 1989350254	A	19890511	
			US 1991736786	A	19910729	
			US 1993104572	A	19930811	
			US 1995430853	A	19950428	
US 5631671	A	19970520	US 1984686039	A	19841224	199726 E
			US 1989350254	A	19890511	
			US 1991736786	A	19910729	
			US 1993104572	A	19930811	
US 5638095	A	19970610	US 1984686039	A	19841224	199729 E
			US 1989350254	A	19890511	
			US 1991736786	A	19910729	
			US 1993104572	A	19930811	
			US 1995430848	A	19950428	
US 5657045	A	19970812	US 1984686039	A	19841224	199738 E
			US 1989350254	A	19890511	
			US 1991736786	A	19910729	
			US 1993104572	A	19930811	
			US 1995430851	A	19950428	
KR 199512931	B1	19951023	KR 199419887	A	19940812	199851 E
KR 199513229	B1	19951026	KR 19848375	A	19841226	199901 E

KR 199707247	B1	00000000	KR 199419886	A	19940812		
US 20010052903	A1	20011220	KR 19848375	A	19841226	199941	E
			US 1984686039	A	19841224	200206	E
			US 1989350254	A	19890511		
			US 1991736786	A	19910729		
			US 1993104572	A	19930811		
			US 1995430851	A	19950428		
			US 1997796983	A	19970207		
			US 1998161463	A	19980928		
			US 2001932895	A	20010821		
US 6492992	B2	20021210	US 1984686039	A	19841224	200301	E
			US 1989350254	A	19890511		
			US 1991736786	A	19910729		
			US 1993104572	A	19930811		
			US 1995430851	A	19950428		
			US 1997796983	A	19970207		
			US 1998161463	A	19980928		
			US 2001932895	A	20010821		

Priority Applications (no., kind, date): JP 1984120679 A 19840614; JP 198427155 A 19840217; JP 1983246986 A 19831226; JP 1984254889 A 19841130

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
EP 146961	A	EN	70	28	
Regional Designated States, Original: DE FR GB IT					
EP 146961	B	EN			
Regional Designated States, Original: DE FR GB IT					
US 5300947	A	EN	36	28	Division of application US
1984686039					
Division of application US					
1989350254					
Division of patent US 4862150					
Division of patent US 5043713					
US 5332995	A	EN	33	28	Division of application US
1984686039					
Division of application US					
1989350254					
Division of patent US 4862150					
Division of patent US 5043713					
KR 199410224	B1	KO			Division of application KR
19848375					
KR 199410225	B1	KO			Division of application KR
19848375					
KR 199507531	B1	KO			Division of application KR
19848375					
KR 199507532	B1	KO			Division of application KR
19848375					

US 5631668	A	EN	38	28	Division of application	US
1984686039						
					Division of application	US
1989350254						
					Division of application	US
1991736786						
					Continuation of application	US
1993104572						
					Division of patent	US 4862150
					Division of patent	US 5043713
US 5631671	A	EN	36	28	Division of application	US
1984686039						
					Division of application	US
1989350254						
					Division of application	US
1991736786						
					Division of patent	US 4862150
					Division of patent	US 5043713
US 5638095	A	EN	34	28	Division of application	US
1984686039						
					Division of application	US
1989350254						
					Division of application	US
1991736786						
					Continuation of application	US
1993104572						
					Division of patent	US 4862150
					Division of patent	US 5043713
US 5657045	A	EN	34	28	Division of application	US
1984686039						
					Division of application	US
1989350254						
					Division of application	US
1991736786						
					Continuation of application	US
1993104572						
					Division of patent	US 4862150
					Division of patent	US 5043713
KR 199513229	B1	KO			Division of application	KR
19848375						
					Division of application	US
US 20010052903	A1	EN				
1984686039						
					Division of application	US
1989350254						

1991736786		Division of application	US
		Continuation of application	US
1993104572		Continuation of application	US
1995430851		Continuation of application	US
1997796983		Continuation of application	US
1998161463		Continuation of application	US
		Division of patent	US 4862150
		Division of patent	US 5043713
		Continuation of patent	US 5631671
		Continuation of patent	US 5657045
US 6492992	B2 EN	Division of application	US
1984686039			
		Division of application	US
1989350254			
		Division of application	US
1991736786			
		Continuation of application	US
1993104572		Continuation of application	US
1995430851		Continuation of application	US
1997796983		Continuation of application	US
1998161463		Continuation of application	US
		Division of patent	US 4862150
		Division of patent	US 5043713
		Continuation of patent	US 5631671
		Continuation of patent	US 5657045

Alerting Abstract EP A

The processing appts. can update one-pixed data, translate a logical address to physical address and transfer data in a display memory (13) at high speed. It comprises an operation unit (30) including logical address, physical address and colour data operation units, as well as a control unit (20).

The operation unit controls writing, updating and reading of display data. The control unit controls the operation unit in a predetermined sequence, the read display data is converted to a video signal by a conversion unit (40) for a display unit (50).

USE/ADVANTAGE - Drawing a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that for binary image data.

Equivalent Alerting Abstract US A

The appts. uses a raster scan type CRT. The graphic pattern

processing

appts. can update one pixel data, translate a logical address to a physical

address and transfer data in a display memory at high speed.

The graphic pattern processing appts. comprises an operation unit; including a logical address operation unit which stores and operates on logical coordinates, a physical address operation unit, which stores the

physical address of the memory corresponding to the current drawing point

and constants to perform an arithmetic operation to output a modified address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder.

ADVANTAGE - High speed. (29pp)n

Equivalent Alerting Abstract US A

A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected.

Graphic

data is generated with one or more bits per pixel with a number of pixels

of data being stored in one word of the memory.

A physical address operation unit stores information of a current drawing

point including a memory address of a word in the memory and a pixel

address defining a position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having

a number of bits which may be selected in the one word specified by the

pixel address in accordance with a drawing instruction.

ADVANTAGE - High processing speed. @(33pp)@

Equivalent Alerting Abstract US A

The graphic data generating appts. includes an information output device

for outputting an image of graphic data. A memory stores pixels of graphic data to be provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data. A graphic data processor has a number of data storage elements, each storing pixel data having at least one bit.

A selector chooses one of the data storage elements depending upon a value of the at least one bit per of the graphic data, and a write device

writes the pixel data in the selected storage element as graphic data into

an address of the memory device.

ADVANTAGE - High speed calculation of address in display memory for memory update of multi-colour or multi-tone data.

Equivalent Alerting Abstract US A

The graphic data generator outputs graphic data of several pixels of an

image. A display memory is connected to the output for storing pixel data

defining the graphic data for each of the pixels.

Each pixel data has several bits. A graphic data processor performs readout of word data having several pixel data at a word position of the display memory specified by a source memory address, selects pixel data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position specified by a destination pixel address of word data which is specified by a destination memory address.

USE/ADVANTAGE - Draws pattern of multi-colour or multi-tone data having multi-bit pixels at same speed as binary image data.

Title Terms/Index Terms/Additional Words: HIGH; SPEED; GRAPHIC; PATTERN;
PROCESS; APPARATUS; RASTER; SCAN; CRT; CONTROL; UNIT; MICROPROGRAM; MEMORY ; DECODE

Class Codes

International Classification (Main): G06F-012/10, G06F-015/62, G06K-009/00,
G06K-009/36, G06T-011/40, G09G-005/02, G09G-005/36, G09G-005/38
(Additional/Secondary): G06F-015/72, G06K-009/20, G09G-001/28, G09G-005/00

US Classification, Issued: 345552000, 345588000, 340703000, 340724000,
340744000, 340798000, 340799000, 395141000, 395166000, 340747000,
340744000, 395165000, 345155000, 345151000, 345121000, 345191000,
345155000, 345200000, 345133000, 345203000, 345028000, 345121000,
345191000, 345568000, 345501000, 345559000, 345565000

File Segment: EngPI; EPI;

DWPI Class: T01; T04; W02; W03; W04; P85

Manual Codes (EPI/S-X): T01-C04A; T01-J04; T04-H01B; W02-J03; W03-A04;
W04-P

...uses raster scan CRT and control unit with microprogram memory and decoder

Alerting Abstract ...pixed data, translate a logical address to physical address and transfer data in a display memory (13) at high speed. It comprises an operation unit (30) including logical address, physical address...

...a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that for binary image data.

Equivalent Alerting Abstract ...data, translate a logical address to a physical address and transfer data in a display memory at high speed...

...on logical coordinates, a physical address operation unit, which stores the physical address of the memory corresponding to the current drawing point and constants to perform an arithmetic operation to output a modified address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder...
...A graphic data processing apparatus is disclosed for accessing a memory which stores pixels having a number of bits which may be selected. Graphic data is...

...pixel with a number of pixels of data being stored in one word of the memory .
...

...A physical address operation unit stores information of a current drawing point including a memory address of a word in the memory and a pixel address defining a position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having a number of bits which may be selected in the one word specified by the pixel address in accordance...

...generating appts. includes an information output device for outputting an image of graphic data. A memory stores pixels of graphic data to be provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data. A...

...pixel data in the selected storage element as graphic data into an address of the memory device...

...ADVANTAGE - High speed calculation of address in display memory for memory update of multi-colour or multi-tone data...

...The graphic data generator outputs graphic data of several pixels of an image. A display memory is connected to the output for storing pixel data defining the graphic data for each...

...readout of word data having several pixel data at a word position of the display memory specified by a source memory address, selects pixel data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position specified by a destination pixel address of word data which is

specified
by a destination memory address

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...pixel data, translate a logical address to physical address and transfer data in a display memory (13), at a high speed . The graphic pattern processing apparatus comprises an operation unit (30) including logical address operation unit...

...320) and color data operation unit (330), and a control unit (20) including a microprogram memory (100) and a microprogram decoder (200).

...

...pixel data, translate a logical address to physical address and transfer data in a display memory , at a high speed. The graphic pattern processing apparatus comprises an operation unit including logical address operation unit, physical address operation unit and color data operation unit, and a control unit including a microprogram memory and a microprogram decoder.

...

...data, translate a logical address to a physical address and transfer data in a display memory , at a high speed. The graphic pattern processing apparatus comprises an operation unit including a logical address operation unit, a physical address operation unit, color data operation unit, and a control unit including a microprogram memory and a microprogram decoder.

...

...A graphic data processing apparatus is disclosed for accessing a memory which stores pixels having a number of bits which may be selected. Graphic data is generated with one or more bits per pixel with a plurality of pixels of data being stored in one word of the memory . A physical address operation unit stores information of a current drawing point including a memory address of a word in the memory and a pixel address defining a

position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having a number of bits which may be selected in the one word specified by the pixel address in accordance with a drawing instruction.

...

...A graphic data processing apparatus for accessing memory which stores pixels where each of the pixels is a picture element of a unique point in two-dimensional space and having a number of pixels which may be selected in the memory and for generating graphic data with two or more bits per pixel being used and a plurality of pixels of data being stored in one word of the memory is disclosed. A physical address operation unit stores information of a current drawing point including a memory address of a word in the memory and a pixel address defining a position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel in the one word specified by the pixel address in accordance with a drawing instruction with a number of pixels within a word being selectable...

...apparatus includes an output producing a graphic image having a plurality of bits; a display memory connected to the output for storing pixel data defining the graphic data for each of...

...plurality of bits; and a graphic data processing apparatus performing read out of word data having a plurality of pixel data at a word position of the display memory specified by a source memory address, selecting pixel data specified by a source pixel address in the readout word and writing the selected pixel data in the display memory at a pixel position specified by a destination pixel address of word data specified by the destination memory address.

A graphic pattern processing apparatus having a graphic memory, a data processor, and a graphic processor. The graphic memory stores a pattern composed of pixel data. The graphics processor includes a plurality of color registers. The graphic processor reads the graphic memory in response to instructions received from the data processor. The graphics

processor in response to the pixel data read from the graphic memory selects one of a plurality of color registers and outputs that value.

A graphic pattern processing apparatus for accessing a memory which stores words of graphic data. A plurality of pixels is stored in each word
...

...selected by a pixel address supplied by a graphic data processor. The graphic data processor performs processing on the selected pixel in accordance with instructions received from a data processor...

...A graphic pattern processing apparatus having a display memory, a data processor, a graphic processor, and a plurality of parallel to serial convertors. The display memory stores graphic data in words, each word has a plurality of pixel data and each pixel data has a plurality of bits. A graphic processor accesses the display memory and processes a plurality of the pixel data in response to instructions received from a data processor. The number of parallel to serial convertors corresponds to the number of bits per pixel and are configured to allow a word from the display memory to be converted into a serial stream of pixel data...

... A graphic data generating apparatus includes a data processor, a graphic memory, and a graphic processor. The data processor outputs instructions to the graphic processor for processing graphic data. The instructions include a drawing instruction for transferring graphic data stored in a predetermined location in the graphic memory to another predetermined location in the graphic memory. The graphic memory stores pixel data defining the graphic data and each of the pixel data having a plurality of bits. The graphic processor performing read out of word data having a plurality of pixel data at a word position of the graphic memory specified by a source memory address, selecting pixel data specified by a source pixel address in the readout word and writing the selected pixel data in the graphic memory at a pixel position specified by a destination pixel address of word data specified by the destination memory address.

A data processing apparatus which processes data held in memory. The data processing apparatus includes an address operation unit which obtains an address to read one-word data from the memory, wherein

the one-word data is a unit of data access to the memory , and a logical operation unit which determines a content of an operation on a field basis based on information which designates the number of bits per field to construct one-word data with a plurality of fields having a same number of bits . The logical operation unit , based on the content thus determined, performs the operation in parallel on the fields of the one-word data read from the memory by the address thus obtained.

Claims:

...pixed data, translate a logical address to physical address and transfer

data in a display memory (13) at high speed. It comprises an operation

unit (30) including logical address, physical address...

...1. A graphic pattern processing apparatus for use in connection with a

display memory (13) for storing a display data therein and means (40)

for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other

unit, the display data stored in the display memory being updated or processed for drawing in accordance with a display control data including an instruction and a parameter sent from a computer, characterised in that said graphic pattern processing apparatus...

...means (20) for generating an operation control signal to an operation

unit and including microprogram memory means (100) for storing therein a

microprogram for display control, a decoder (200) for decoding a microinstruction read from said microprogram memory and instruction control means (230) for controlling said decoder in accordance with the

display control data; and an operation unit (30) including logical address operation means...

...display control means, physical address operation means (320) for calculating an address in said display memory based on the logical address and colour data operation means (330) for logically operating a

selected multi-tone information or multi-colour information and the display data...

...1. In a graphic pattern processing apparatus having a display memory for storing a display data therein and means for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other unit, the display data stored in the display memory being updated or processed for drawing

in accordance with a display control data including an instruction and

a parameter sent from other computer, a graphic pattern processing

apparatus for generating a display data in accordance...

...control means for generating an operation control signal to an operation unit and including microprogram memory means for storing therein a microprogram for display control, a decoder for decoding a microinstruction read from said microprogram memory and instruction control means for controlling said decoder in accordance with the display control data; and an operation unit including logical address operation means for calculating a coordinate on a display screen of a display draw point...

...pattern display control means, physical address operation means for calculating an address on said display memory based on the logical address and color data operation means for logically operating a selected multi-tone information or color information and the display data to produce a color data....A graphic data generating apparatus comprising: information output means for outputting an image of graphic data ; memory means for storing pixels of graphic data to be provided to said information output means; a pattern memory for storing pattern data having at least one bit per pixel of said graphic data; and a graphic data processing apparatus including a plurality of data storage means, each of the data storage means storing pixel data having at least one bit, means for...

...the pixel data in said selected storage means as graphic data into an address of said memory means.

...comprising: means for outputting graphic data of a plurality of pixels of an image; a display memory connected to said outputting means for storing pixel data defining said graphic data for...

...pixels, each of said pixel data having a plurality of bits; and a graphic data processing apparatus performing readout of word data having a plurality of pixel data at a word position of said display memory specified by a source memory address, selecting pixel data specified by a source pixel address in the readout word data, and writing the selected pixel data in said display memory at a pixel position specified by a destination pixel address of word data which is specified by a destination memory address.

...pattern data having at least one bit to pixel data having a

plurality of bits; a memory for storing said graphic data, said graphic data includes at least one word, each word having a plurality of pixel data, each of...

...data having a plurality of bits; and a graphic processor having color registers, each color register having stored therein pixel data having a plurality of bits, wherein said graphic processor, responsive to said drawing instruction from said data processor, accesses said memory in units of words, selects one of said color registers based on pattern data

...

...and stores data corresponding to said pixel data stored in said selected color register to said memory.

...

...A data processing apparatus comprising: a memory for storing graphic data, said graphic data including at least one word, each word...

...instructions and parameters for processing said graphic data; and a graphic data processor, responsive to an instruction and parameters from said data processor, for accessing said memory in word units, reading out one-word graphic data designated by a memory address from said memory, specifying at least one bit of the read-out one-word graphic data by a...

...one bit in accordance with said instruction, and writing the one-word graphic data containing the processed at least one bit in said memory.

...

...A data processing apparatus comprising : a memory for storing graphic data, said graphic data including at least one word, each word...

...a plurality of pixels and having a plurality of bits; a graphic processor for accessing said memory in units of words and processing a plurality of pixel data included in each word together; and a conversion unit which includes a plurality of parallel-serial convertors corresponding to the number of bits within one pixel data, each parallel-serial convertor, being input bit data from each...

...said plurality of pixel data within one word according to a specified rule, converts said input bit data as parallel data to serial data

and
outputs said serial data to a memory for storing graphic data, said
graphic data including at least one word, each word...

...of bits; a data processor for outputting instructions and parameters
for
processing graphic data, wherein said instructions include a
drawing
instruction for transferring graphic data stored in a predetermined
location in said memory to another predetermined location in said
memory; and a graphic processor, responsive to said drawing
instruction
and parameters corresponding to said drawing instruction from said
data
processor, for accessing said memory in units of words, reading out
graphic data from said memory as a transfer source including a
plurality
of pixel data to be transferred, selecting at least one of said
pixel
data to be transferred and writing data corresponding to said
selected pixel data into a specified location in said memory as a
transfer destination according to said parameters corresponding to said
drawing instructions.

...What is claimed is: 1. A data processing apparatus comprising: a
system memory which holds a program or data; a data processor which
executes said program to process said data, and generates a command or
data
to process graphic data; a graphic memory which holds a plurality of
one-word graphic data, each said one-word graphic...

...pixel data arranged within a word which is a unit of data access to
said
graphic memory, and each said pixel data being constituted by plural
bits; and a graphic processor which reads from said graphic memory
graphic data specified by a memory address for specifying one-
word
graphic data in order to access said graphic data on a one-word basis
according to a command or data from said data processor, specifies
predetermined pixel data by a pixel address for specifying the
predetermined pixel data in said one-word graphic data specified by
said
memory address, processes the pixel data thus specified according to
said
command, and writes one-word graphic data containing the pixel data
thus
processed in said graphic memory.

20/69,K/1 (Item 1 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0013525409 - Drawing available
WPI ACC NO: 2003-618636/200358
XRPX Acc No: N2003-492721

Digital memory for storing information in bit form and which may be
accessed from two or more independent ports has locations for storing
at

least one information bit as several working bits

Patent Assignee: QINETIQ LTD (QINE-N)

Inventor: BURNS P D

Patent Family (2 patents, 100 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update	
WO 2003067599	A1	20030814	WO 2003GB371	A	20030129	200358	B
AU 2003207002	A1	20030902	AU 2003207002	A	20030129	200425	E

Priority Applications (no., kind, date): GB 20023070 A 20020209

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
WO 2003067599	A1	EN	24	5	

National Designated States,Original: AE AG AL AM AT AU AZ BA BB BG BR
BY
BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU
ID
IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX
MZ
NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US
UZ
VC VN YU ZA ZM ZW

Regional Designated States,Original: AT BE BG CH CY CZ DE DK EA EE ES
FI
FR GB GH GM GR HU IE IT KE LS LU MC MW MZ NL OA PT SD SE SI SK SL SZ
TR
TZ UG ZM ZW

AU 2003207002 A1 EN Based on OPI patent WO 2003067599

Alerting Abstract WO A1

NOVELTY - A digital memory includes separately addressable
locations
for storing at least one information bit as a number of working
bits , and combinatorial logic output circuitry for generating the
information bit from the working bits. The working bits are arranged in
a
number of sets, each set comprising at least one working bit for each
separately addressable location.

DESCRIPTION - INDEPENDENT CLAIMS are included for:

1.a digital memory arranged as a scoreboard register with several
of
flag bits

2.a field programmable gate array device in which is implemented
a

digital memory

3.a method of storing digital information in a memory having at least

two write ports

USE - In electronic digital storage devices using elemental logic devices

that provide a digital storage, in which the data stored within the store

may be accessed and changed from two or more independent ports.

ADVANTAGE - Allows a multiple port memory to be implemented using a relatively small amount of additional logic functions. Allows the modification of the information bit by manipulation of at least one of

the working bits, which are preferably divided into sets, where each set

consists of at least one working bit for each separately addressable location. Each set may be addressed for writing through a single port but

may be addressed for reading through a number of ports.

DESCRIPTION OF DRAWINGS - The drawing illustrates in block diagrammatic

form, how a single information bit may be stored as two separate working

bits.

101,102 D-type flip-flops

103 XOR gate

Title Terms/Index Terms/Additional Words: DIGITAL; MEMORY ; STORAGE; INFORMATION; BIT; FORM; ACCESS; TWO; MORE; INDEPENDENT; PORT; LOCATE; ONE

; WORK

Class Codes

International Classification (Main): G11C-007/10

(Additional/Secondary): G06F-013/16, G06F-013/166, G06F-013/36, G06F-013/366, G11C-008/16, G11C-008/166

File Segment: EPI;

DWPI Class: T01; U14

Manual Codes (EPI/S-X): T01-H03D; T01-H05B1; T01-H05B3; U14-A07; U14-A08B1;

U14-C

Digital memory for storing information in bit form and which may be accessed from two or more...

Original Titles:

MULTIPLE WRITE-PORT MEMORY

Alerting Abstract ...NOVELTY - A digital memory includes separately addressable locations for storing at least one information bit as a

number of working bits, and combinatorial logic output circuitry for generating the information bit from the working bits. The...

...a digital memory arranged as a scoreboard register with several

of
flag bits a field programmable gate array device in which is
implemented a digital memory a method of storing digital information
in
a memory having at least two write ports

...
...ADVANTAGE - Allows a multiple port memory to be implemented using
a
relatively small amount of additional logic functions . Allows the
modification of the information bit by manipulation of at least one
of
the working bits, which are preferably divided into sets, where each
set
consists of

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A digital memory for storing information in bit form includes a
plurality of separately addressable working bits, wherein an
information
bit is stored therein as a combinatorial logic function of the
working bits . Each working bit associated with the information bit
may be
addressable from a plurality of address busses. The invention provides
a
multiple write-port memory that may be used in conventional
fashion, or
may be conveniently adapted to implement a scoreboard register, which
may

...
...to indicate the status of a logical resource. The invention is
particularly suitable for implementing memory and scoreboard
functions
within a programmable logic device such as a Field Programmable
Gate Array. Also disclosed is a method of implementing a digital
memory

...
...pour mettre en application les fonctions memoire et tableau
d'affichage
d'un dispositif logique programmable comme, par exemple, un reseau de
circuits prediffuses programmables par l'utilisateur. L'invention
concerne egalement un procede de mise en application d'une memoire
numerique.

20/69,K/2 (Item 2 from file: 350)
DIALOG(R) File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv..

0012798271 - Drawing available

WPI ACC NO: 2002-654841/200270

XRPX Acc No: N2002-517374

Computer-aided semiconductor integrated circuit designing method
involves
defining memory cells representing delay circuits occupying equal
area

and having different signal propagation delays

Patent Assignee: ESS TECHNOLOGY INC (ESST-N)

Inventor: HERRINGTON S K; RISLER D A

Patent Family (1 patents, 1 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
US 6425115	B1	20020723	US 2000567862	A	20000509	200270 B

Priority Applications (no., kind, date): US 2000567862 A 20000509

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
US 6425115	B1	EN	13	7	

Alerting Abstract US B1

NOVELTY - A pair of memory cells with data representing pair of
delay
circuits occupying equal area on a semiconductor substrate and having
different propagation delay between signal input and signal output, are
defined. The delay circuits have coupled p-type and n-type transistors
and
one of the circuit includes a capacitor coupling.

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable
medium storing computer-aided semiconductor integrated circuit
design
program .

USE - For computer-aided designing of semiconductor integrated
circuits.

ADVANTAGE - Allows designers to modify memory cells to represent
delay circuits having different delay time periods and occupying equal
area
on the semiconductor substrate.

DESCRIPTION OF DRAWINGS - The figure shows the flowchart for an
iterative
method of fixing timing violations using a library that allows delay
cells
having variable delays to be placed within a circuit to correct the
violations.

Title Terms/Index Terms/Additional Words: COMPUTER; AID; SEMICONDUCTOR;
INTEGRATE; CIRCUIT; DESIGN; METHOD; DEFINE; MEMORY ; CELL;
REPRESENT;
DELAY; OCCUPY; EQUAL; AREA; SIGNAL; PROPAGATE

Class Codes

International Classification (Main): G06F-017/50

US Classification, Issued: 716017000, 716002000, 716006000

File Segment: EPI;

DWPI Class: T01; U11

Manual Codes (EPI/S-X): T01-J15A2; T01-S03; U11-G01

Computer-aided semiconductor integrated circuit designing method involves defining memory cells representing delay circuits occupying equal area and having different signal propagation delays

Alerting Abstract ...NOVELTY - A pair of memory cells with data representing pair of delay circuits occupying equal area on a semiconductor substrate...

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable medium

storing computer-aided semiconductor integrated circuit design program

...

...ADVANTAGE - Allows designers to modify memory cells to represent delay circuits having different delay time periods and occupying equal area on

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...present invention provides a library of cells that can be stored in a computer readable memory and used in the computer-aided design of integrated circuits. Some of the cells in...

...n- and p-channel transistors. If so, the delay of the circuit can be further modified by changing the size of this capacitor. These changes in

n-channel gate length and...

...to the area occupied by the unchanged circuit. Alternately, the library

could allow designers to modify the cells such that the circuits represented by the cells differ in delay time periods...

Claims:

...than an area occupied by the first circuit; storing the first data cell

in a memory ;generating a second data cell comprising second data, wherein the second data represents a second delay circuit having a second signal...

...larger than an area occupied by the second circuit; storing the second

data cell in memory ;wherein the first signal propagation delay is different than the second signal propagation delay;wherein the first area is equal in size to the second area; andwherein the first delay circuit comprises a first n -channel transistor coupled to a first p-channel transistor, wherein the second delay circuit comprises...

20/69,K/3 (Item 3 from file: 350)
DIALOG(R) File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0010776794 - Drawing available
WPI ACC NO: 2001-391513/200142
Related WPI Acc No: 2001-292756; 2001-299954; 2001-316064; 2001-397489;
2001-397490; 2001-531184; 2001-584051; 2001-591121; 2001-591122;
2002-107614; 2002-373376; 2003-842470

XRPX Acc No: N2001-288060

CAN microcontroller that supports message objects, comprises processor core that runs CAN application

Patent Assignee: KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: BIRNS N E

Patent Family (1 patents, 25 countries)

Patent			Application			
Number	Kind	Date	Number	Kind	Date	Update
EP 1085719	A2	20010321	EP 2000203204	A	20000915	200142 B

Priority Applications (no., kind, date): US 1999154022 P 19990915; US 2000630291 A 20000801

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
EP 1085719	A2	EN	28	12		

Regional Designated States, Original: AL AT BE CH CY DE DK ES FI FR GB GR
IE IT LI LT LU LV MC MK NL PT RO SE SI

Alerting Abstract EP A2

NOVELTY - The CAN microcontroller comprises a processor core that runs CAN application, message buffers associated with respective message objects, a CAN/CAL module that processes incoming messages including frames and message object registers associate with each of the message objects.

USE - Supports message objects.

ADVANTAGE - Modifies the base address of the designated receive message buffer by replacing the current base address with a new base address. The microcontroller handles a message buffer full condition in such a manner that ensures no loss of data. Each incoming(received) CAN Frame is automatically stored; and when writing message data into a message buffer, the address will be generated automatically.

DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Title Terms/Index Terms/Additional Words: CAN; SUPPORT; MESSAGE; OBJECT;

COMPRISE; PROCESSOR; CORE; RUN; APPLY

Class Codes

International Classification (Main): H04L-029/06
(Additional/Secondary): G06F-015/00

File Segment: EPI;
DWPI Class: T01; W01
Manual Codes (EPI/S-X): T01-H07C1; T01-H07C5; W01-A06E1; W01-A06G2;
W01-A06X

Original Titles:

...Use of **buffer** -size mask in conjunction with address pointer to detect

buffer -full and **buffer** -rollover conditions in a can device that employs reconfigurable message **buffers**

Alerting Abstract ...NOVELTY - The CAN microcontroller comprises a processor core that runs CAN application, message **buffers** associated with respective message objects, a CAN/CAL module that processes incoming messages including frames...

...ADVANTAGE - **Modifies** the base address of the designated receive message **buffer** by replacing the current base address with a new base address. The microcontroller handles a message **buffer** full condition in

such a manner that ensures no loss of data. Each incoming(received) CAN Frame is automatically stored; and when writing message data into a message

buffer , the address will be generated automatically...

...DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Original Publication Data by Authority

Original Abstracts:

...objects, and that includes a processor core that runs CAN applications, a plurality of message **buffers** associated with respective **ones** of the message objects, a CAN/CAL module that processes incoming messages that include a...

...and a plurality of message object registers associated with each of the message objects, including at least one **buffer** **size** **register** that contains a message **buffer** **size** value that specifies the size of the message **buffer** associated with that message object , and at least one **buffer** location register that contains an address pointer that points to an address of the storage location in the message **buffer** associated with that message object where the next data byte of the current incoming message is to be stored . The CAN/CAL module includes a

message handling function that transfers successive frames of the current incoming message to the message buffer associated with a selected

one of the message objects designated as a receive message object for the

current incoming message an address pointer increment function that, in

response to a transfer of the current data byte to the message buffer

associated with the designated receive message object, increments the address pointer to the address of the storage location in that message buffer where the next data byte of the current incoming message is to be

stored. The CAN/CAL module further includes a frame status detection

function that detects whether or not the current frame of the current

incoming message is the final frame of the current incoming message, and a

buffer -status detection function that, each time that the address

pointer is incremented, retrieves the incremented address pointer value,

retrieves the message buffer size value from the at least one buffer size register associated with the designated receive message object, and decodes the retrieved message buffer size value into

a buffer -size mask, and determines a message buffer -fullness status

of the message buffer associated with the designated receive message

object using the retrieved incremented address pointer value and the buffer -size mask.

Claims:

...of message objects, comprising: a processor core that runs CAN applications; a plurality of message buffers associated with respective ones of the message objects; a CAN/CAL module that processes incoming messages that include a plurality of...

...bytes; a plurality of message object registers associated with each of

the message objects, including: at least one buffer size register

that contains a message buffer size value that specifies the size of the message buffer associated with that message object; and

, at least one buffer location register that contains an address

pointer that points to an address of the storage location in the message

buffer associated with that message object where the next data byte of the

current incoming message is to be stored; wherein the CAN/CAL module

includes: a message handling function that transfers successive frames

of the current incoming message to the message **buffer** associated with a
selected one of the message objects designated as a receive message
object
for the current incoming message; an address pointer increment
function
that, in response to a transfer of the current data byte to the message
buffer associated with the designated receive message object,
increments
the address pointer to the address of the storage location in that
message **buffer** where the next data byte of the current incoming
message
is to be stored; a frame status detection function that detects
whether
or not the current frame of the current incoming message is the final
frame
of the current incoming message; and, a **buffer** -status detection
function that: each time that the address pointer is incremented,
retrieves the incremented address pointer value, retrieves the message
buffer size value from the at least one **buffer** size
register
associated with the designated receive message object, and decodes the
retrieved message **buffer** size value into a **buffer** - size
mask
comprised of a plurality x of bits, where x is equal to a
prescribed
number of allowable **buffer** sizes, and wherein y bits of the **buffer**
-size **mask** have a first logic state and the remaining $x-y$ bits
have a
second logic state, where $2y$ equals the retrieved message **buffer**
size value, in terms of number of bytes; and, determines a message
buffer
-fullness status of the message **buffer** associated with the designated
receive message object using the retrieved incremented address
pointer
value and the message **buffer** -size **mask**.

20/69,K/4 (Item 4 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0008719942 - Drawing available
WPI ACC NO: 1998-260871/199823
XRPX Acc No: N1998-205698
Graphic system with colour space double buffering function - writes pixel data with predetermined number of bits or with half of predetermined number of bits into pixel location or moiety of pixel location in frame buffer

Patent Assignee: 3DLABS INC LTD (THRE-N)

Inventor: HUXLEY P

Patent Family (1 patents, 1 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
US 5742796	A	19980421	US 1995409748	A	19950324	199823 B

Priority Applications (no., kind, date): US 1995409748 A 19950324

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
US 5742796	A	EN	43	6	

Alerting Abstract US A

The graphic system includes one or more processors which receive commands from an input. Based on the received commands, the processors computes traffic information and writes pixel data into a frame buffer

The processors are programmed in such a way that they write pixel data with predetermined number of bits into the pixel location of frame buffer or write, pixel data with half of the predetermined number of bits into a moiety of bits of the pixel location or write pixel data with half or less than the predetermined number of bits into two moieties of the pixel locations of the frame buffer.

A colour look up unit is provided which operates in two modes. In the first mode, predetermined number of bits from multiple location of frame buffer is read and display colours are generated. In the second mode, bits from the moieties are read and accordingly display colours are generated.

USE - In e.g. computer graphics and animation system of frame buffer e.g. for workstation, arcade games, high end simulators, and stereoscopic graphics.

ADVANTAGE - Saves memory space. Reduces calculation error.

Title Terms/Index Terms/Additional Words: GRAPHIC; SYSTEM; COLOUR; SPACE;

DOUBLE; BUFFER ; FUNCTION ; WRITING; PIXEL; DATA; PREDETERMINED;

NUMBER

; BIT; HALF; LOCATE; MOIETY; FRAME

Class Codes

International Classification (Main): G06F-015/16

US Classification, Issued: 395502000, 395509000, 395519000, 345189000,
345199000

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-C04D; T01-J10B3B; T01-J12B

Graphic system with colour space double buffering function - ...

...of predetermined number of bits into pixel location or moiety of
pixel
location in frame buffer

Original Titles:

Graphics system with color space double buffering .

Alerting Abstract ...The graphic system includes one or more
processors
which receive commands from an input. Based on the received commands
the processors computes traffic information and writes pixel data into
a
frame buffer . The processors are programmed in such a way that they
write pixel data with predetermined number of bits into the pixel
location
of frame buffer or write, pixel data with half of the predetermined
number of bits into a moiety...

...the predetermined number of bits into two moieties of the pixel
locations of the frame buffer .

...

...two modes. In the first mode, predetermined number of bits from
multiple
location of frame buffer is read and display colours are generated.
In
the second mode, bits from the moieties...

...USE - In e.g. computer graphics and animation system of frame
buffer
e.g. for workstation, arcade games, high end simulators, and
stereoscopic
graphics...

...ADVANTAGE - Saves memory space. Reduces calculation error.

Title Terms.../Index Terms/Additional Words: BUFFER ; ...

... FUNCTION ;

Original Publication Data by Authority

Original Abstracts:

A graphics subsystem which permits single buffered windows to exist in

a double buffered system. Thus ALL the pixels on the screen are ultimately double buffered , but the single buffered should not appear

to be double buffered . To support the single buffered windows, certain write operations are modified to write the same half-

word of data into both the front and back half-words of an addressed location. This permits non-double buffered windows to remain correct when the RAMDAC(TM) is manipulated to swap buffers. >

Claims:

A graphics system, comprising: one or more processor units connected to receive commands from an input, to perform graphics computations, and

to write pixel data into a frame buffer ;said frame buffer having a

predetermined number of data bits per pixel; wherein said processor units

are programmable to selectably perform operations which include writing

pixel data with said predetermined number of bits into pixel locations of said frame buffer , or writing pixel data with half or fewer

of said predetermined number of bits into a moiety of the bits of pixel

locations of said frame buffer , or writing pixel data with half or fewer

of said predetermined number of bits identically into two moieties of

the bits of pixel locations of said frame buffer.>

20/69,K/5 (Item 5 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0008313969 - Drawing available
WPI ACC NO: 1997-425252/199739
XRPX Acc No: N1997-354191
Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with
page
latch - has latches which support programming and reading of sectors in
memory cell array and are accessible to microcontroller
Patent Assignee: INTEGRATED SILICON SOLUTION INC (INTE-N); NEXCOM
TECHNOLOGY INC (NEXC-N)

Inventor: BAJWA A A; GANNAGE M E; WONG D K; WONG W K

Patent Family (4 patents, 72 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
WO 1997030452	A1	19970821	WO 1997US1567	A	19970214	199739 B
AU 199719527	A	19970902	AU 199719527	A	19970214	199751 E
US 5724303	A	19980303	US 1996601963	A	19960215	199816 E
US 5862099	A	19990119	US 1996601963	A	19960215	199911 E
			US 1997939785	A	19970929	

Priority Applications (no., kind, date): US 1997939785 A 19970929; US
1996601963 A 19960215

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
WO 1997030452	A1	EN	15	4	

National Designated States,Original: AL AM AT AU AZ BA BB BG BR BY CA
CH
CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LC LK LR LS
LT
LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT
UA
UG UZ VN

Regional Designated States,Original: AT BE CH DE DK EA ES FI FR GB GR
IE
IT KE LS LU MC MW NL OA PT SD SE SZ UG

AU 199719527 A EN Based on OPI patent WO 1997030452
US 5724303 A EN 10 4
US 5862099 A EN Continuation of application US
1996601963

Continuation of patent US 5724303

Alerting Abstract WO A1

The apparatus includes several page latches and a memory array.
Each
latch can be loaded and read through a data node coupled to it. The
memory
array has several cells coupled in groups to respective column lines.
The column lines are coupled to the page latches. Each of the page
latches is a single stage. Alternatively, each of the page latches
includes
a master stage and a slave stage. Each of the master stages can be
loaded
and written to through a data node coupled to it. Each of the slave
nodes

can be loaded from a respective master stage and read through a data node.

USE/ADVANTAGE - For use in e.g. micro-controller where use of external SRAM is not desired. Supports functions normally supported by SRAM, e.g. SRAM scratch pad. Increased speed in read- modify , write operation.

Title Terms/Index Terms/Additional Words: NON; VOLATILE; SEMICONDUCTOR; MEMORY ; APPARATUS; FLASH; EEPROM; PAGE; LATCH; SUPPORT; PROGRAM ; READ; SECTOR; CELL; ARRAY; ACCESS

Class Codes

International Classification (Main): G11C-007/00
US Classification, Issued: 365238500, 365185230, 365189050, 365230080, 365238500, 365185230, 365189050

File Segment: EPI;

DWPI Class: U13; U14

Manual Codes (EPI/S-X): U13-C04B2; U14-A03B7; U14-A07; U14-A08

Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with page latch...

...has latches which support programming and reading of sectors in memory cell array and are accessible to microcontroller

Original Titles:

Non-volatile programmable memory having an SRAM capability...

...Non-volatile programmable memory having a buffering capability and method of operation thereof...

Alerting Abstract ...The apparatus includes several page latches and a memory array. Each latch can be loaded and read through a data node coupled to it. The memory array has several cells coupled in groups to respective column lines...

...use in e.g. micro-controller where use of external SRAM is not desired. Supports functions normally supported by SRAM, e.g. SRAM scratch pad. Increased speed in read- modify , write operation.

Title Terms.../Index Terms/Additional Words: MEMORY ; ...

... PROGRAM ;

Original Publication Data by Authority

Original Abstracts:

A computer system includes a computing device such as a microcontroller

and
a memory device. The memory device is illustratively a serial device
connected to the serial port of the microcontroller. The memory device
includes a page latch load circuit which provides serial I/O to the
microcontroller and transfers I/O...

...to/from the page latches. Page latches are connected over many bit
lines
to a memory cell array. The page latches not only supports
programming
and reading of sectors in the memory cell array, but also provides
one
or more of the following functions : directly accessible to the
microcontroller as an SRAM scratch pad, directly loadable from the
memory
cell array to facilitate single byte "read- modify - write "
operations,
and loadable during programming operations to support real time
applications...

...A computer system includes a computing device such as a
microcontroller
and a memory device. The memory device is illustratively a serial
device connected to the serial port of the microcontroller. The
memory
device includes a page latch load circuit which provides serial I/O
to
the microcontroller and transfers I/O bits in a predetermined order
to/from
the page latches. Page latches are connected over many bit lines to a
memory cell array. The page latches not only supports programming
and
reading of sectors in the memory cell array, but also provides one or
more of the following functions : directly accessible to the
microcontroller as an SRAM scratch pad, directly loadable from the
memory cell array to facilitate single byte "read- modify - write "
operations, and loadable during programming operations to support
real
time applications...

...A memory device comprising a page latch load circuit (122) which
provides serial I/O to the microcontroller (110) and transfers I/O
bits
in a predetermined order to/from the page latches (124). Page latches
(124)
are connected over many bit lines to a memory cell array (126). The
page
latches (124) not only support programming and reading of sectors in
the
memory cell array (126), but also provide one or more of the following
functions : directly accessible to the microcontroller as an SRAM
scratch
pad, directly loadable from the memory cell array to facilitate
single
byte "read- modify - write " operations, and loadable during
programming

operations to support real time applications.

Claims:

A non-volatile programmable memory integrated circuit comprising: a plurality of data input/output ("I/O") nodes; a plurality of page latches...

...bit lines respectively coupled to the page latches; a plurality of word lines; and a memory array having a plurality of non-volatile erasable-programmable memory cells coupled to respective pairs of the word lines and bit lines.

...

...A memory integrated circuit responsive to externally furnished memory addresses for storing or furnishing data, comprising: a memory array having a plurality of non-volatile erasable-programmable memory cells selectively accessible in groups of a common size based on the memory addresses; a high voltage circuit coupled to the memory array; and a first buffer having at least a number of storage positions corresponding to the size of the groups, the storage positions being loadable and readable externally of the memory independently of the memory array and available internally to the memory for transferring data to the memory array.

20/69,K/6 (Item 6 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0008183483 - Drawing available

WPI ACC NO: 1997-286424/199726

XRPX Acc No: N1997-237141

Character generator used for generating multi-lingual text sequences - performs expansion and reduction and rotary processing on selected component data to be synthesised subsequently

Patent Assignee: SHARP KK (SHAF)

Inventor: FUJISAWA M; HASEGAWA S; IMAKI Y; IMASHIRO Y; ITO A; ITO M; KONYA

M; SHIGI Y; SHIKI Y

Patent Family (8 patents, 5 countries)

Patent			Application			
Number	Kind	Date	Number	Kind	Date	Update
JP 9106271	A	19970422	JP 1995265263	A	19951013	199726 B
TW 322552	A	19971211	TW 1996111785	A	19960926	199813 E
KR 1997022948	A	19970530	KR 199645587	A	19961012	199823 E
US 5771035	A	19980623	US 1996729427	A	19961011	199832 E
KR 227585	B1	19991101	KR 199645587	A	19961012	200110 E
CN 1157979	A	19970827	CN 1996122844	A	19961011	200140 E
JP 3344188	B2	20021111	JP 1995265263	A	19951013	200280 E
CN 1099096	C	20030115	CN 1996122844	A	19961011	200532 E

Priority Applications (no., kind, date): JP 1995265263 A 19951013

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
JP 9106271	A	JA	16	34	
TW 322552	A	ZH			
JP 3344188	B2	JA	15		Previously issued patent JP 09106271

Alerting Abstract JP A

The character generator has a character data memory (19) in which standard character data and the style of the text are stored. The component

data for assembly is stored in the component data memory (20). The test

style attribute memory is referred by the style recognition unit based on

the text style code and character code input through a keyboard (11).

The angle of the stroke is obtained corresponding to the length of the processing element.

Then the text style attribute memory is referred to and the expansion, reduction and rotary processing are performed on selected component data.

The data synthesis module (26) forms the character data obtained by combining the selected components.

ADVANTAGE - Realizes multiple text style. Imports natural impression. Prevents interference between stroke and data components. Performs reduction processing suitable for selected character length.

Title Terms/Index Terms/Additional Words: CHARACTER; GENERATOR;
GENERATE;
MULTI; LINGUAL; TEXT; SEQUENCE; PERFORMANCE; EXPAND; REDUCE;
ROTATING;
PROCESS; SELECT; COMPONENT; DATA; SYNTHESIS; SUBSEQUENT

Class Codes

International Classification (Main): G06F-017/21, G09G-005/22, G09G-005/24,

G09G-005/28

(Additional/Secondary): B41J-005/44

US Classification, Issued: 345143000, 345142000, 345471000

File Segment: EngPI; EPI;

DWPI Class: T01; P75; P85

Manual Codes (EPI/S-X): T01-J10B2; T01-J10C

Alerting Abstract ...The character generator has a character data memory

(19) in which standard character data and the style of the text are stored. The component data for assembly is stored in the component data memory (20). The test style attribute memory is referred by the style recognition unit based on the text style code and character code input through a keyboard (11). The angle of the stroke is obtained corresponding to the...

...Then the text style attribute memory is referred to and the expansion, reduction and rotary processing are performed on selected component...

Original Publication Data by Authority

Original Abstracts:

...process-target element belongs, by referring to a font attribute storage based on a font code and character number specified from a keyboard. A paste component data modifier performs scaling up/ down processing and rotation processing with the selected paste component data by referring to the font...

Claims:

...a shape of the target portion, the character generation device comprising:font attribute storage for storing font attributes including a font code indicative of a font, a font name, a basic font code indicating a font that serves as a basis of the pertinent font, a component code indicating a component to be used for generation of the font, and modification information for generating the font;character

data storage for storing character data representing the shape of a character in the basic font; component data storage...

...character in the basic font based on the read-out character data; a component data modifier for reading out, from the component data storage, component data to be used for the generation of the new font specified from the input section with reference to the font attributes, and modifying the read-out component data based on the shape of the target portion so that size and disposition of the component to be used matches

the shape of the target portion; and a data synthesizer for generating

character data of a character in the specified...

...data of the basic font read out by the shape recognizer and the component data modified by the component data modifier.>

20/69,K/7 (Item 7 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007807996 - Drawing available

WPI ACC NO: 1996-435879/199644

XRPX Acc No: N1996-367282

Packet switched cache coherent multiprocessor system - includes module

which interconnects main memory and sub-systems in accordance with interconnect control signal received from system controller

Patent Assignee: SUN MICROSYSTEMS INC (SUNM)

Inventor: COFFIN L F; EBRAHIM Z; KOHN L; LESLIE K; NISHTALA S; NORMOYLE K;

VAN L W C; VAN LOO W C

Patent Family (5 patents, 7 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
EP 735486	A1	19961002	EP 1996302150	A	19960328	199644 B
JP 9101943	A	19970415	JP 199678714	A	19960401	199725 E
US 5634068	A	19970527	US 1995415175	A	19950331	199727 E
EP 735486	B1	20030625	EP 1996302150	A	19960328	200349 E
DE 69628778	E	20030731	DE 69628778	A	19960328	200357 E
			EP 1996302150	A	19960328	

Priority Applications (no., kind, date): EP 1996302150 A 19960328; US 1995415175 A 19950331

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
EP 735486	A1	EN	88	18		
Regional Designated States, Original: DE FR GB IT NL SE						
JP 9101943	A	JA	87			
US 5634068	A	EN	70	18		
EP 735486	B1	EN				
Regional Designated States, Original: DE FR GB IT NL SE						
DE 69628778	E	DE			Application	EP 1996302150
					Based on OPI patent	EP 735486

Alerting Abstract EP A1

The system has a number of sub-systems and a main memory coupled to a system controller. A data-path interconnects the main memory and the sub-systems in accordance with interconnect control signals received from the system controller. A number of the sub-systems have data processor which have respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags) including one tag for each data block stored by the cache memory.

The sub-systems include a port that transmits and receives data as packets of a fixed size equal in size to each data block. The data path and each port has a data path width smaller than the data block.

The
processors include a master interface, coupled to the system
controller.

ADVANTAGE - Minimises memory access latency to maximise
computational
throughput.

Title Terms/Index Terms/Additional Words: PACKET; SWITCH; CACHE ;
COHERE;
MULTIPROCESSOR; SYSTEM; MODULE; INTERCONNECT; MAIN; MEMORY ; SUB;
ACCORD
; CONTROL; SIGNAL; RECEIVE

Class Codes

International Classification (Main): G06F-012/08, G06F-013/00, G06F-
015/163

(Additional/Secondary): G06F-015/16

US Classification, Issued: 395800000, 395468000, 395200150, 364230000,
364241800, 364260000, 364DIG001

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-H03A

Packet switched cache coherent multiprocessor system...

...includes module which interconnects main memory and sub-systems in
accordance with interconnect control signal received from system
controller

Original Titles:

Paketvermitteltes cachekohaerentes Multiprozessorsystem...

...Packet switched cache coherent multiprocessor system...

...Paketvermitteltes cachekoharentes Multiprozessorsystem...

...Packet switched cache coherent multiprocessor system...

...PACKET EXCHANGE-TYPE CACHE COHERENT MULTI-PROCESSOR SYSTEM...

...Packet switched cache coherent multiprocessor system.

Alerting Abstract ...The system has a number of sub-systems and a
main
memory coupled to a system controller. A data-path interconnects the
main
memory and the sub-systems in accordance with interconnect control
signals
received from the system controller. A number of the sub-systems have
data
processor which have respective chance memory that stores multiple
blocks
of data and a set of master cache tags (Etags) including one tag for
each
data block stored by the cache memory .

...

...systems include a port that transmits and receives data as data packets of a fixed size equal in size to each data block. The data path and each port has a data path width...

...ADVANTAGE - Minimises memory access latency to maximise computational throughput.

Title Terms.../Index Terms/Additional Words: CACHE ; ...

... MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A multiprocessor computer system has a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. All of the sub-systems include a port that transmits and receives data as data packets of a fixed size. At least two of the sub-systems are data processors, each having a respective cache memory and a respective set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory. The system controller maintains a set of duplicate cache tags (Dtags) for each of the data processors. The data processors each include master cache logic for updating the master cache tags, while the system controller includes logic for updating the duplicate cache tags. Memory transaction request logic simultaneously looks up the second cache tag in each of the sets of duplicate cache tags corresponding to the memory transaction request. It then determines which one of the cache memories and main memory to couple to the requesting data processor based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of the corresponding second cache tags in accordance with predefined cache tag update criteria.

...

...A multiprocessor computer system has a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with

interconnect control signals received from the system controller. All of the sub-systems include a port that transmits and receives data as data packets of a fixed size. At least two of the sub-systems are data processors, each having a respective cache memory and a respective set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory. The system controller maintains a set of duplicate cache tags (Dtags) for each of the data processors. The data processors each include master cache logic for updating the master cache tags, while the system controller includes logic for updating the duplicate cache tags. Memory transaction request logic simultaneously looks up the second cache tag in each of the sets of duplicate cache tags corresponding to the memory transaction request. It then determines which one of the cache memories and main memory to couple to the requesting data processor based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of the corresponding second cache tags in accordance with predefined cache tag update criteria. >

Claims:

...a system controller;</br> a multiplicity of sub-systems coupled to the system controller;</br> a main memory coupled to said system controller; and</br> a datapath, coupled to said system controller, interconnecting said main memory and said sub-systems in accordance with interconnect control signals received from said system controller;</br> a plurality of said sub-systems comprising data processors, at least one of said data processors having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one Etag for each data block stored by said cache memory ;</br> at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal in size to said each data block; said datapath and each said port having a datapath width smaller than said each data block;</br> said at least one of said data processors including a master interface, coupled to said system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of said data processors;</br> said system controller including memory transaction request logic for processing each said memory transaction request by a requesting one

of
said data processors , for determining which one of said cache
memories
and main memory to couple to the requesting data processor, for
sending
corresponding interconnect control signals to said datapath so as
to
couple the requesting data processor to said determined one of said
cache
memories and main memory , and for sending a reply message to said
requesting data processor to prompt said requesting data processor
to
transmit/receive one data packet to/from said determined one of said
cache
memories and main memory .

...
...wobei mehrere der Subsysteme Datenprozessoren (102) umfassen, und
wobei
mindestens einer der Datenprozessoren einen entsprechenden Cache -
Speicher
(130) hat, in dem mehrere Datenblöcke und ein Satz Master- Cache -Tags
(132) gespeichert werden, die für jeden im Cache -Speicher
gespeicherten
Datenblock ein Master- Cache -Tag beinhalten, </br> wobei zumindest
eines
der Subsysteme einen Port (104) umfasst, der Daten in Form von
Datenpaketen einer festgelegten Grösse überträgt und empfängt, wobei
die
Grösse der Datenpakete der Grösse der genannten mehreren
Datenblöcken
entspricht, und wobei der Datenweg und jeder der Ports eine
Datenwegbreite
haben, die...

...umfasst, über das Speichertransaktionsanforderungen an den
System-Controller verschickt und entsprechend den
Speichertransaktionsanforderungen anderer Datenprozessoren Cache
-Zugriffsanforderungen vom System-Controller empfangen werden, </br>
wobei
der System-Controller (110) eine Speichertransaktionsanforderungslogik
beinhaltet, die...

...Speichertransaktionsanforderung eines anfordernden Datenprozessors
(102)
verarbeitet wird, dass sie bestimmt, welcher aus der Menge der Cache
-Speicher (130) und des Hauptspeichers (108) mit dem anfordernden
Datenprozessor verbunden werden soll, dass sie entsprechende
Verbindungs-Steuersignale an den Datenweg verschickt, so dass der
anfordernde Datenprozessor mit dem bestimmten Cache -Speicher oder dem
Hauptspeicher verbunden wird, und dass sie eine Antwortnachricht an
den
anfordernden Datenprozessor verschickt, durch die der anfordernde
Datenprozessordazu aufgefordert wird, ein Datenpaket an den bestimmten
Cache -Speicher oder den Hauptspeicher zu übertragen oder von diesen
zu

empfangen, </br> wobei der System-Controller (110) für jeden der Datenprozessoren (102) einen Cache -Tag-Zweitsatz (134) beinhaltet, wobei

der Cache -Tag-Zweitsatz für jeden Datenprozessor eine gleiche Anzahl duplizierter Cache -Tags umfasst wie der entsprechende Satz von Master-
Cache -Tags (132), </br> wobei jedes Master- Cache -Tag einen Master-
Cache -Tag- Cache -Zustand und ein Adress-Tag bezeichnet, und die den
jeweiligen Master- Cache -Tags entsprechenden duplizierten Cache -Tags einen Zustand des duplizierten Cache -Tags und das gleiche Adress-
Tag
wie das entsprechende Master- Cache -Tag bezeichnen, </br> wobei die Datenprozessoren (102) jeweils eine Master - Cache -Logik für das Aktualisieren der Master- Cache -Tags beinhalten, </br> wobei der System-Controller (110) eine Cache -Logik für die duplizierten Cache
-Tags beinhaltet, durch die die duplizierten Cache -Tags so aktualisiert
werden , dass in den duplizierten Cache -Tags Zustände der duplizierten
Cache -Tags und Adress-Tags gespeichert werden, die den in den Master-
Cache -Tags gespeicherten Master- Cache -Tag-Zuständen und Adress -
Tags
entsprechen, und wobei </br> die Speichertransaktions-Anforderungslogik
eine Logik für das Prüfen der duplizierten Cache -Tags umfasst, die zeitgleich die duplizierten Cache -Tags in jedem der den
Speichertransaktionsanforderungen entsprechenden duplizierten Cache
-Indizes liest und aufgrund der in den entsprechenden duplizierten Cache
Cache
- Tags gespeicherten Zustände der duplizierten Cache -Tags und Adress-Tags bestimmt, welcher aus der Menge der Cache -Speicher (130) und
des Hauptspeichers (108) mit dem anfordernden Datenprozessor verbunden
werden soll, sowie eine Logik für das Aktualisieren der duplizierten Cache -Tags, durch die zeitgleich alle entsprechenden duplizierten Cache -
Cache -
Tags gemäss den vorab definierten Cache - Tag -
Aktualisierungskriterien
aktualisiert werden, </br> dadurch gekennzeichnet, dass das System
so konfiguriert ist , dass </br> entweder der Master- Cache -Tag-
Zustand
aus dem Zustandsmuster, das im Wesentlichen aus den Zuständen Exklusiv und
Modifiziert (M), Gemeinsam und Modifiziert (O), Exklusiv und Nicht
Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungültig
(I) besteht, ausgewählt wird, und der Zustand des duplizierten Cache -
Tags
aus dem Zustandsmuster, das im Wesentlichen aus Exklusiv und
Modifiziert
(M), Gemeinsam und Modifiziert (O), Gemeinsam und Nicht
Modifiziert
(S) und Ungültig (I) besteht, ausgewählt wird , oder </br> der

Hauptspeicher (108) ein reflektierender Speicher ist, und der Master-
Cache -Tag- Zustand aus dem Zustandsmuster ausgewählt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Exklusiv und Nicht Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungültig (I) besteht, und der Zustand des duplizierten Cache -Tags aus dem Zustandsmuster ausgewählt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Gemeinsam und Nicht Modifiziert (S) und Ungültig (I) besteht, </br> dass der in den duplizierten Cache -Tags gespeicherte Zustand des duplizierten Cache -Tags nie den Zustand Exklusiv und Nicht Modifiziert (E) anzeigt , und dass, </br> wenn jeder Datenprozessor (102) Daten modifiziert , die in seinem Cache -Speicher (130) in einer Cache -Line gespeichert sind, deren Master- Cache - Tag dadurch vom E-Zustand zum M-Zustand wechselt, der Datenprozessor keine entsprechende Transaktionsanforderung generiert und das entsprechende duplizierte Cache -Tag unverändert in einem Zustand des duplizierten Cache -Tags verbleibt, der dem M -Zustand gleich ist.

A computer system, comprising: a system controller (110); a multiplicity of sub-systems (102) coupled to the system controller; and a main memory (108) coupled to said system controller; a datapath (112), coupled to said system controller, interconnecting said main memory and said sub-systems in accordance with interconnect control signals received from said system controller...

...systems comprising data processors (102), at least one of said data processors having a respective cache memory (130) that stores multiple blocks of data and a set of master cache tags (132), including one master cache tag for each data block stored by said cache memory ; at least one of said sub -systems including a port (104) that transmits and receives data as data packets of a fixed size equal in size to said each data block, said data path and each said port having a datapath width smaller than said each data block; said at least one of said data processors (102) including a master interface (150), coupled to said system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of said data processors; said system controller (110) including memory transaction request logic arranged to process each said memory transaction request by a requesting one of said data processors (102), to

determine which one of said cache memories (130) and main memory (108) to couple to the requesting data processor, to send corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories and main memory, and to send a reply message to said requesting data processor to prompt said requesting data processor to transmit/receive one data packet to/from said determined one of said cache memories and main memory; said system controller (110) including a set of duplicate cache tags (134) for each of said data processors (102), said set of duplicate cache tags for each data processor having an equal number of duplicate cache tags as the corresponding set of master cache tags (132); each master cache tag denoting a master cache tag cache state and an address tag; the duplicate cache tag corresponding to each master cache tag denoting a duplicate cache tag state and the same address tag as the corresponding master cache tag; said data processors (102) each including master cache logic for updating said master cache tags; said system controller (110) including duplicate cache tag cache logic for updating said duplicate cache tags so as to store in said duplicate cache tags duplicate cache tag states and address tags corresponding to said master cache tag states and address tags stored in said master cache tags; and said memory transaction request logic including duplicate cache tag inspection logic for simultaneously looking up the duplicate cache tag in each of said duplicate cache indices corresponding to said each memory transaction request and for determining which one of said cache memories (130) and main memory (108) to couple to the requesting data processor based on said duplicate cache tag states and said address tags stored in said corresponding duplicate cache tags, and duplicate cache tag update logic for simultaneously updating all of said corresponding duplicate cache tags in accordance with predefined cache tag update criteria, **characterised in that** the system is arranged such that: either said master cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Modified (O), Exclusive Clean (E), Shared Clean (S), and Invalid (I), and said duplicate cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Modified (O), Shared Clean (S), and Invalid (I) or said main memory (108) is a reflective memory, said master cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Exclusive Clean (E), Shared Clean (S), and Invalid (I) and said

duplicate
cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Clean (S), and Invalid (I); said duplicate cache tag state stored in said duplicate cache tags never indicates said Exclusive Clean (E) state; and when each data processor (102) modifies data stored in its cache memory (130) in a cache line whose master cache tag thereby transitions from said E state to said M state, said data processor does not generate a corresponding transaction request and the corresponding duplicate cache tag remains unchanged with a duplicate cache tag state equal to said M state.

Systeme d' ordinateur , comprenant : un controleur de **systeme** (110); une multiplicité de sous-systemes (102) couples au controleur de **systeme**; et une memoire centrale (108) couplee au controleur de **systeme**; une voie de donnees (112), couplee au controleur de **systeme**, interconnectant la memoire centrale et les sous-systemes conformement a des signaux de **commande** d'interconnexion recus du controleur de **systeme**; une pluralite des sous-systemes comprenant des processeurs...

...voie de donnees et chaque port ayant une largeur de voie de donnees inferieure a chaque bloc de donnees; l'au moins un processeur de donnees (102) incluant une interface principale...

...au processeur de donnees demandeur, pour envoyer vers la voie de donnees des signaux de **commande** d'interconnexion correspondants, afin de coupler le processeur de donnees demandeur a la memoire determinee...
 ...de l'ensemble correspondant d'etiquettes d'antememoire principales (132); chaque etiquette d'antememoire principale indiquant un etat d'antememoire d'etiquette d'antememoire principale et une etiquette d'adresse; l...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant fondamentalement en Exclusif Modifie (M), Partage Modifie (O), Exclusif Propre (E), Partage Propre (S), et Invalide (I), et l'etat d'etiquette d'antememoire duplquee est selectionne parmi l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Partage Modifie (O), Partage Propre (S) et Invalide (I), soit la memoire principale (108) est une memoire...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Exclusif Propre (E), Partage Propre (S) et Invalide (I), et l'etat d'etiquette d'antememoire dupquee est selectionne parmi l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Partage Propre (S) et Invalide (I); l'etat d'etiquette d'antememoire dupquee stocke...

...n'indique jamais l'etat Exclusif Propre (E); et lorsque chaque processeur de donnees (102) modifie les donnees stockees dans son antememoire (130), dans une ligne d'antememoire dont l'etiquette d'antememoire principale accomplit ainsi une transition de l'etat E vers l'etat M, le processeur de donnees ne genere pas une requete de transaction correspondante, et l'etiquette d'antememoire dupquee correspondante reste inchangee, avec un...

...egal a l'etat M.

A computer system, comprising: a system controller; a multiplicity of sub-systems coupled to the system controller; a main memory coupled to said system controller; and a datapath, coupled to said system controller, interconnecting said main memory and said sub-systems in accordance with interconnect control signals received from said system controller...

...sub-systems comprising data processors, at least one of said data processors having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one Etag for each data block stored by said cache memory; at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal in size to said each data block; said datapath and each said port having a datapath width...
...of said data processors including a master interface, coupled to said system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of said data processors; said system controller including memory transaction request logic for processing each said memory transaction request by a requesting one of said data processors, for determining which one of said cache memories and main memory to couple to the requesting data processor, for sending corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories and main memory, and for sending a reply message to said requesting data

processor
to prompt said requesting data processor to transmit/receive one data
packet to /from said determined one of said cache memories and
main
memory.>

20/69,K/8 (Item 8 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007339785 - Drawing available
WPI ACC NO: 1995-403738/199551
Related WPI Acc No: 1998-556676
XRPX Acc No: N1995-292371

Information space image multi-view display method - involves presenting image in viewing operation area with mapping of model data items giving first and second display objects

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (1 patents, 1 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
US 5467441	A	19951114	US 199396131	A	19930721	199551 B
			US 1994320975	A	19941006	

Priority Applications (no., kind, date): US 199396131 A 19930721; US 1994320975 A 19941006

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
US 5467441	A	EN	76	69	Continuation of application US 199396131

Alerting Abstract US A

The method involves presenting a first image including a display object, produced from a model structure representing a first view of the information space. The CPU presents a viewing operation area in the display area. The CPU produces a second image representing a second view of the information space. The operation uses the present viewing position of the viewing operation region to obtain the first model data item in the model data structure.

The viewing operation further maps the first model data item to the first and to a second display object not included in the first image segment. The second image therefore includes the first and second display objects. The CPU presents the second image in the viewing operation region so that it overlays and replaces the first image segment. The second image is of the same dimensions as the first and is displayed at the same time. It includes the second display object representing information added to the information space.

ADVANTAGE - Allows creation of spatially and temporally bounded changes to data structure to give what-if scenarios using original

image. Provides
clear view of complex model allowing easy data manipulation.
Title Terms/Index Terms/Additional Words: INFORMATION; SPACE; IMAGE;
DISPLAY; METHOD; PRESENT; VIEW; OPERATE; AREA; MAP; MODEL; DATA;
ITEM;
FIRST; SECOND; OBJECT

Class Codes

International Classification (Main): G06F-015/62
US Classification, Issued: 395133000

File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-F07; T01-J10C4

Original Publication Data by Authority

Original Abstracts:

...spatial context of the first image. The method is implemented as an enhancement to the functionality of an application program, such as a graphical object editor. The user requests the display of a viewing operation region (VOR) coextensively with...

...of the object-based model data structure that produced the image to produce a second modified view of the portion of the image coextensively positioned with the VOR, displaying the second, modified view in the VOR. Since the operation on the model data structure is made to a copy of the...

...image before actually applying the changes to the model using the application. Presenting the second, modified image only in the spatial context of the first image provides contextual feedback to the user. The method may...

Claims:

...image definition data defining images for presentation in the display area of the display; and memory for storing data; the data stored in the memory including instruction data indicating instructions the processor executes and a model data structure indicating information included in the information space; the processor further being connected for accessing the data stored in the memory; the method comprising: operating the processor to present a first image in a present image position in...

...overlays and replaces the first image segment in the display area; the second image having size and shape dimensions substantially identical to size and shape dimensions of the viewing operation region, and

being

displayed substantially at the same time as...

20/69,K/9 (Item 9 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007163381 - Drawing available
WPI ACC NO: 1995-202076/199527
XRPX Acc No: N1995-158737
Conditional memory store from register pair - stores data in memory at addressable memory locations, several data registers, and status register storing one status bit and arithmetic logic unit having operand inputs and output coupled to data registers

Patent Assignee: TEXAS INSTR INC (TEXI)
Inventor: BALMER K; GUTTAG K M; KEITH B; POLAND S W
Patent Family (8 patents, 7 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
EP 656584	A1	19950607	EP 1994308832	A	19941130	199527 B
JP 7271969	A	19951020	JP 1994296705	A	19941130	199551 E
US 5696959	A	19971209	US 1993160118	A	19931130	199804 E
			US 1995478129	A	19950607	
US 6058473	A	20000502	US 1993160118	A	19931130	200029 E
US 6173394	B1	20010109	US 1993160118	A	19931130	200104 E
			US 1999372470	A	19990811	
EP 656584	B1	20011004	EP 1994308832	A	19941130	200158 E
DE 69428499	E	20011108	DE 69428499	A	19941130	200174 E
			EP 1994308832	A	19941130	
KR 348951	B	20030124	KR 199432080	A	19941130	200339 E

Priority Applications (no., kind, date): US 1999372470 A 19990811; US 1995478129 A 19950607; EP 1994308832 A 19941130; US 1993160118 A 19931130

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes
EP 656584	A1	EN	86	19	
Regional Designated States,Original: DE FR GB IT NL					
JP 7271969	A	JA	75	1	
US 5696959	A	EN	132	56	Continuation of application US 1993160118
US 6173394	B1	EN	7		Division of application US 1993160118

Division of patent US 6058473

EP 656584	B1	EN			
Regional Designated States,Original: DE FR GB IT NL					
DE 69428499	E	DE			Application EP 1994308832
					Based on OPI patent EP 656584
KR 348951	B	KO			Previously issued patent KR 95015071

Alerting Abstract EP A1

The data processing apparatus includes memory , data registers, status

register, and arithmetic logic unit (230) coupled to data registers. An instruction logic circuit is connected to the addressing circuit and the data circuit, which controls the addressing circuit and the data circuit in response to a received instruction.

The logic circuit (250) controls the addressing circuit (120) and the data circuit to store data in the first register into a specified address in the memory, if a selected status bit has a first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second state in response to a register pair conditional store instruction.

Title Terms/Index Terms/Additional Words: CONDITION; MEMORY; STORAGE; REGISTER; PAIR; DATA; ADDRESS; LOCATE; STATUS; ONE; BIT; ARITHMETIC; LOGIC; UNIT; OPERAND; INPUT; OUTPUT; COUPLE

Class Codes

International Classification (Main): G06F-009/00, G06F-009/308, G06F-009/312, G06F-009/318, G06F-001/60
US Classification, Issued: 395595000, 395800000, 395566000, 712225000, 712226000, 712234000, 712226000, 712221000, 712224000, 708525000

File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-F03A; T01-J10C5

Conditional memory store from register pair...

...stores data in memory at addressable memory locations, several data registers, and status register storing one status bit and arithmetic logic unit...

Original Titles:

...Conditional memory store from a register pair...

...Conditional memory store from a register pair...

...DEVICE FOR CONDITIONALLY STORING DATA FROM REGISTER PAIR TO MEMORY
...

... Memory store from a selected one of a register pair conditional upon the state of a...

... Memory store from a register pair conditional upon a selected status bit...

... Instruction having bit field designating status bits protected from modification corresponding to arithmetic logic unit result.

Alerting Abstract ...The data processing apparatus includes **memory**, data registers, status register, and arithmetic logic unit (230) coupled to data registers. An instruction logic circuit is connected to the addressing circuit and the data circuit, which controls the addressing circuit and the data circuit in response to a received instruction.

...circuit (120) and the data circuit to store data in the first register into a specified address in the memory, if a selected status bit has a first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second state in response to a register pair conditional store instruction.

Title Terms.../Index Terms/Additional Words: **MEMORY** ;

Original Publication Data by Authority

Original Abstracts:

A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to store data in a second register associated with the first register into memory if the selected status bit has a second state in response to a register pair conditional store instruction. The bits may indicate a negative output of the arithmetic logic unit (230), a carry out signal, an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of...

...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to store data in a second register associated with the first register into memory if the selected status bit has a second state in response to a register pair conditional store instruction. The bits may indicate a negative output of the arithmetic logic unit (230), a carry out signal, an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of a multiprocessor formed in a...

...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to store data in a second register associated with the first register into memory if the selected status bit has a second state in response to a register pair conditional store instruction. The bits may indicate a negative output of the arithmetic logic unit (230), a carry out signal, an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated

condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of a multiprocessor formed in a single...

...of the result generated by the current arithmetic logic unit operation.

A status bit protect instruction type permits selection of status bits

protected from modification corresponding to the current arithmetic logic unit result. This status bit protect instruction preferably includes individual protect bit corresponding to each status bit. If a

protect bit has a first digital state, then the corresponding status bit

may be modified corresponding to the current arithmetic logic unit result. If the protect bit has a second opposite digital state, then the

corresponding status bit is protected from modification according to the

arithmetic logic unit results.

Claims:

1. A data processing apparatus comprising: a memory storing data at addressable memory locations; an addressing circuit generating memory addresses for data accesses to said memory; a data circuit including a plurality of data registers, a status register storing at least one status...

...having operand inputs and an output coupled to said plurality of data

registers; and an instruction logic circuit connected to said addressing circuit and said data circuit, said instruction logic circuit

controlling said addressing circuit and said data circuit in response to a

received instruction, said instruction logic circuit controlling said

addressing circuit and said data circuit to store data in a first register

into a specified address in said memory if a status bit selected

from said at least one status bit has a first state and to store data in a

second register associated with said first register into said specified

address in said memory if a status bit selected from said at least

one status bit has a second state in response to a register pair conditional store instruction.

...

...250, 245) ferner so ausgestaltet ist, daß das Statusregister (210) so

gesteuert wird, dass eine Modifikation der bestimmten der mehreren Statusbits verhindert wird, die in dem Feld des bedingten Registerpaar-Speicherbefehls angegeben sind...

...A data processing apparatus including a memory (20) storing data at addressable memory locations, an addressing circuit (120) generating memory addresses for data accesses to said memory, a data circuit including a plurality of data registers (200), each storing a predetermined number of data bits, an arithmetic logic unit (230) having operand inputs and an output coupled to said plurality...

...in accordance with the status of a prior result of said arithmetic logic unit and instruction logic circuit (250,245) connected to said addressing circuit and said data circuit, said instruction logic circuit controlling said addressing circuit and said data circuit in response to a received instruction; said instruction logic circuit (250,245) being arranged to control said addressing circuit (120) and said data registers (200) to store said predetermined number of data bits stored in a first data register into a specified address in said memory if a status bit stored in said status register (210) selected from said plurality of status bits has a first state and to store said predetermined number of data bits stored in a second data register associated with said first data register into said specified address in said memory if said selected status bit stored in said status register (210) has a second state in response to a register pair conditional store instruction, wherein said register pair conditional store instruction includes a field of a plurality of bits ("N C V Z" Figure 12) designating whether particular ones of said plurality of status bits are protected from being set corresponding to said result of said arithmetic logic unit; and said instruction logic circuit (250,245) is further arranged to control said status register (210) to prevent modification of said particular ones of said plurality of status bits designated in said field of said register pair conditional store instruction.

...

...Dispositif de traitement de données incluant une mémoire (20) mémorisant des données en des emplacements de mémoire adressables, un circuit d'adressage (120) produisant des adresses de mémoire pour des

acces
 de donnees a ladite memoire, un circuit de donnees comprenant une pluralite de registres de donnees (200), dont chacun memorise un nombre predetermine de bits de donnees, une unite arithmetique et logique (230) comportant des entrees d'operander et une sortie couplee a ladite pluralite de registres de donnees, un registre d'etat (210) memorisant une pluralite de bits d'etat positionnes en fonction de l'etat d'un resultat anterieur de ladite unite arithmetique et logique et un circuit logique d'instructions (250, 245) connecte audit circuit d'adressage et audit circuit de donnees, ledit circuit logique d'instructions commandant ledit circuit d'adressage et ledit circuit de donnees en reponse a une instruction recue; ledit circuit logique d'instructions (250, 245) etant agence de maniere a commander ledit circuit d'adressage (120) et lesdits registres de donnees (200) pour memoriser ledit nombre predetermine de bits de donnees memorises dans un premier registre de donnees, a une adresse specifiee dans ladite memoire si un bit d'etat memorise dans ledit registre d'etat (210) selectionne a partir de ladite pluralite de bits d'etats possede un premier etat et pour memoriser ledit nombre predetermine de bits de donnees memorises dans un second registre de donnees associe audit premier registre de donnees, a ladite adresse specifiee dans ladite memoire si ledit bit d'etat selectionne memorise dans ledit registre d'etat (210) possede un second etat en reponse a une instruction de memorisation conditionnelle dans une paire de registres, dans lequel ladite instruction de memorisation conditionnelle dans une paire de registres comprend une pluralite de bits ("N C V Z", figure 18) indiquant si des bits particuliers de ladite pluralite de bits d'etat sont integres vis-a-vis d'un positionnement correspond auxdits bits de ladite unite arithmetique et logique; et ledit circuit logique d'instructions (250, 245) est en outre agence de maniere a commander ledit registre d'etat (210) pour empecher une modification desdits bits particuliers faisant partie de ladite pluralite de bits d'etat designe dans ladite zone de ladite instruction de memorisation conditionnelle dans la paire de registres.

A data processing apparatus comprising a memory storing data at addressable memory locations; an address circuit generating memory addresses for data accesses; and a data circuit including a

data
 register file including a plurality of data registers, each of said
 plurality of data registers storing a predetermined number of data
 bits, an arithmetic logic unit having operand inputs and an output
 coupled to said plurality of data registers, said arithmetic logic
 unit
 generating at least one status bit corresponding to said output, and a
 status register connected to said arithmetic logic unit for storing
 said
 at least one type of status bit; and an instruction logic
 circuit
 connected to said addressing circuit and said data circuit, said
 instruction logic circuit controlling said addressing circuit and said
 data circuit in response to a received instruction, said instruction
 logic circuit controlling said addressing circuit and said data circuit
 to
 store said predetermined number of data bits stored in a first
 data
 register into a specified address in said memory if a status bit
 selected from said at least one type of status bit has a first state,
 and
 to store said predetermined number of data bits stored in a second
 data
 register associated with said first data register into said specified
 address in said memory if a status bit selected from said at least
 one
 type of status bit has a second state in response to a register pair
 conditional store instruction.

A data processing apparatus comprising: a memory storing data at
 addressable memory locations; an addressing circuit generating memory
 addresses for data accesses to said memory; a data circuit including a
 plurality of data registers, each storing a predetermined number of...

...an arithmetic logic unit having operand inputs and an output coupled
 to
 said plurality of data registers, said status register sets status
 bits
 corresponding to said output of said arithmetic logic unit; an
 instruction logic circuit connected to said addressing circuit and
 said data circuit, said instruction logic circuit controlling said
 addressing circuit and said data circuit in response to a received
 instruction, said instruction logic circuit controlling said
 addressing
 circuit and said data circuit to store said predetermined number of
 data
 bits stored in a first data register into a specified address in said
 memory if a status bit selected from said plurality of different types
 of
 status bit has a first state and to store said predetermined number
 of
 data bits stored in a second data register associated with said first
 data register into said specified address in said memory if a
 status bit selected from said plurality of different types of status
 bit
 has a second state in response to a register pair conditional store
 instruction; and said register pair conditional store instruction

including a plurality of bits designating whether particular ones of
said
plurality of different types of

20/69,K/10 (Item 10 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007089731 - Drawing available
WPI ACC NO: 1995-115926/199516
Related WPI Acc No: 1995-053872
XRPX Acc No: N1995-091476

Object based model data structure operating appts for producing second image related to first image - uses viewing operation region to select portion of original image for which second image is wanted

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (3 patents, 2 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
CA 2124604	A	19950122	CA 2124604	A	19940530	199516 B
US 5596690	A	19970121	US 59396200	A	19930721	199710 E
CA 2124604	C	19990413	CA 2124604	A	19940530	199933 E

Priority Applications (no., kind, date): US 199396200 A 19930721

Patent Details

Number	Kind	Lan	Pg	Pwg	Filing Notes
CA 2124604	A	EN	129	63	
US 5596690	A	EN	78	61	
CA 2124604	C	EN			

Alerting Abstract CA A

The appts includes an output circuitry connected to a display having a

display area presenting images. The display area has a first image displayed in a present image position in it. The first image includes a first display object having a present object position in the first image. A processor is connected for receiving the signals from the signal source.

The processor also provides image definition for defining images to the output circuitry. A memory is also included for storing data. E.g. the data stored in the memory includes instruction data indicating instructions the processor executes and a first image data structure used for producing the first object data item represented by the first display object in the first image.

USE/ADVANTAGE - For operating processor controlling machine fitted with display for displaying images either static or animated. Capable for access or manipulating data and information that is not currently represented by display, currently visible in original image.

Title Terms/Index Terms/Additional Words: OBJECT; BASED; MODEL; DATA; STRUCTURE; OPERATE; APPARATUS; PRODUCE; SECOND; IMAGE; RELATED; FIRST;

VIEW; REGION; SELECT; PORTION; ORIGINAL

Class Codes

International Classification (Main): G06F-003/14, G06T-015/00
(Additional/Secondary): G06F-015/70, G06T-001/00
US Classification, Issued: 395133000, 395135000, 395120000

File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-E07; T01-J12B

Alerting Abstract ...The processor also provides image definition for defining images to the output circuitry. A memory is also included for storing data. E.g. the data stored in the memory includes instruction data indicating instructions the processor executes and a first image data structure used for producing the first object...

Original Publication Data by Authority

Original Abstracts:

...object-based model data structure that produced the graphical object image to produce a second modified view of the portion of the graphical object image coextensively positioned with the VOR, displaying the second modified view in the VOR. >

Claims:

...source, and connected for providing image definition data defining images to the output circuitry; and memory for storing data; the data stored in the memory including: instruction data indicating instructions the processor executes; and a first image model data structure used by a model-based operation to produce the first image; the first image model data structure...

...the first image; the processor further being connected for accessing the data stored in the memory; the method comprising: operating the processor to receive request signal data from the signal source indicating a display request to present a viewing operation region in a present viewing position in...

...the first object data item represented by the first display object; the second image having size and shape dimensions substantially identical to size and shape dimensions of the viewing operation region and including a second display object showing a modified view of the first display object; and providing the image definition data defining the second image to the output circuitry connected to the display so that the

display presents the second image in the viewing operation region substantially at the same...

...of the second display object is outside the boundary of the viewing operation region, the modified view of the first display object is clipped to the boundary of the viewing operation region and only the first

portion of the second display object is shown in the second image as the

modified view of the first display object; presentation in the viewing operation region of the second image produced using the first object data

item giving a perception to the machine user of presenting in the second

image a modified view of the first image segment in the spatial context

of the first image.

20/69,K/11 (Item 11 from file: 350)
DIALOG(R)File 350:Derwent WPTX
(c) 2007 The Thomson Corporation. All rts. reserv.

0007089695

WPI ACC NO: 1995-115885/199516

XRPX Acc No: N1995-091441

Absolute static lock for files and directories on magnetic disk storage media - reading directory entry data field on disk for target file into memory , restructuring directory entry data field in non-DOS format, and

replacing original directory entry data field on target media

Patent Assignee: YEOW K (YEOW-I)

Inventor: YEOW K

Patent Family (3 patents, 2 countries)

Patent		Application					
Number	Kind	Date	Number	Kind	Date	Update	
CA 2101123	A	19950123	CA 2101123	A	19930722	199516	B
US 5557674	A	19960917	US 1994342169	A	19941118	199643	
NCE							
CA 2101123	C	19971230	CA 2101123	A	19930722	199812	E

Priority Applications (no., kind, date): US 1994342169 A 19941118; CA 2101123 A 19930722

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
CA 2101123	A	EN	29	2		
US 5557674	A	EN	10	2		
CA 2101123	C	EN				

Alerting Abstract CA A

To apply absolute static lock at media level on a target file or directory, the directory entry data field on disk for the target file or directory on the host machine is located and read into a convenient area of the host machine memory. The directory entry data field is restructured and in non-DOS format. The original directory entry data field on the target media is replaced with the restructured non-DOS directory entry data field.

Encryption of the target file contents may be incorporated into the absolute lock process if required. Target files or directories upon which the absolute static lock has been successfully applied cannot be accessed by DOS at media level, for the critical operations of read, copy, overwrite and erase. In the reverse unlock process, the previously applied absolute static lock is removed from a target file or directory restoring it to the original unlocked DOS state. If the target media is a floppy disk, absolute static lock to the floppy disk can be applied or removed.

USE/ADVANTAGE - Absolute static lock may be applied at media level, to files and directories in FAT-based storage media, of single machine personal microcomputers running within Disk Operating System (DOS) or equivalent environment. Cannot be read, copied, over-written or erased. Is transparent to DOS. Is achieved without controlling file, and without occupying additional sector space on target disk.

Title Terms/Index Terms/Additional Words: ABSOLUTE; STATIC; LOCK; FILE; DIRECTORY; MAGNETIC; DISC; STORAGE; MEDIUM; READ; ENTER; DATA; FIELD; TARGET; MEMORY ; RESTRUCTURING; NON; FORMAT; REPLACE; ORIGINAL

Class Codes

International Classification (Main): G06F-012/14, G06F-009/445
US Classification, Issued: 380004000, 380025000, 364DIG001, 364246600, 364246800, 364246900, 364969000, 364969300, 364969400, 364969300

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-W11C2; T01-J12C

...reading directory entry data field on disk for target file into memory
, restructuring directory entry data field in non-DOS format, and replacing original directory entry data...

Alerting Abstract ...the host machine is located and read into a convenient area of the host machine memory . The directory entry data field is restructured and in non-DOS format. The original directory...

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

...the host machine is located and read into a convenient area of the host machine memory . The directory entry data field is restructured according to the procedure and in the non-DOS format of this...

Claims:

...compatible computer, for operations including read, copy, overwrite and erase, comprising the steps of: (a) modifying directory entry field for the target file into a special null format, including alteration of the directory entry data for filesize, and file...

...specifically as a null file possessing null filesize and null starting cluster bytes; (b) said modification including storage of data in encrypted form at predetermined byte offset positions within the directory entry field, said data being completely transparent to

the operating system, and said offset or equivalent positions not normally used by, or are functionally transparent to, the operating system of the computer; (c) said stored data including data on summary bytes for the access password accompanying the user request to lock the...

...the target disk media is a floppy disk, suitably adjusting the track layout parameters permitting program means of said method in conjunction with BIOS means of said computer to reformat the entire outermost track of the floppy disk into a predetermined, non-standard...

...the disk occupying first sector position in said track; (g) said track format also including at least a non-standard sector size for the boot sector.

20/69,K/12 (Item 12 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2007 The Thomson Corporation. All rts. reserv.

0006482670 - Drawing available
 WPI ACC NO: 1993-288609/199336
 XRPX Acc No: N1993-221950

Digital data processor instruction pre-fetch unit - has branch history

table indicates occurrence of branch instruction having target address

that was previously taken

Patent Assignee: SAMSUNG ELECTRONICS CO LTD (SMSU); WANG LAB INC (WANG)

Inventor: SABA J A; SCHWARTZ M J; TANG-KONG R; TANK-KONG R

Patent Family (9 patents, 13 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
WO 1993017384	A1	19930802	WO 1992US6813	A	19920813	199336 B
AU 199224723	A	19930817	AU 199224723	A	19920813	199403 E
EP 628184	A1	19941214	EP 19920418413	A	19920813	199503 E
			WO 1992US6813	A	19920813	
US 5404467	A	19950404	US 1992843868	A	19920227	199519 E
			US 1994261318	A	19940616	
JP 7504520	W	19950519	WO 1992US6813	A	19920813	199528 E
			JP 1993514792	A	19920813	
AU 665368	B	19960104	AU 199224723	A	19920813	199608 E
EP 628184	B1	19980111	EP 19920418413	A	19920813	199847 E
			WO 1992US6813	A	19920813	
DE 69227465	E	19931117	DE 19920465	A	19920813	199903 E
			EP 19920418413	A	19920813	
			WO 1992US6813	A	19920813	
JP 3423310	B2	20030707	WO 1992US6813	A	19920813	200345 E
			JP 1993514792	A	19920813	

Priority Applications (no., kind, date): US 1994261318 A 19940616; US 1992843868 A 19920227

Patent Details

Number	Kind	Lang	Fig	Page	Filing	Notes
WO 1993017384	A1	EN	55			
National Designated States, Original: AU CA JP						
Regional Designated States, Original: AT BE CH DE DK ES FR GB GR IE IT LU						
MC NL SE						
AU 199224723	A	EN				Based on OPI patent WO 1993017384
EP 628184	A1	EN	2	1		PCT Application WO 1992US6813
Based on OPI patent WO 1993017384						
Regional Designated States, Original: DE FR GB NL						
US 5404467	A	EN	24	5		Continuation of application US 1992843868
JP 7504520	W	JA	18			PCT Application WO 1992US6813
Based on OPI patent WO 1993017384						
AU 665368	B	EN				Previously issued patent AU 9224723

Based on OPI patent WO 1993017384

EP 628184	B1	EN		PCT Application	WO 1992US6813
				Based on OPI patent	WO 1993017384
Regional Designated States, Original:			BE DE FR GB NL		
DE 69227465	E	DE		Application	EP 1992918413
				PCT Application	WO 1992US6813
				Based on OPI patent	EP 628184
				Based on OPI patent	WO 1993017384
JP 3423310	B2	JA	26	PCT Application	WO 1992US6813
				Previously issued patent	JP
07504520					

Alerting Abstract WO A1

A Branch History Table (BHT) has an input responsive to the instruction physical address. The BHT output indicates whether, during a preceding execution of a corresp. Branch instruction output by the instruction cache, the execution of the corresp. Branch instruction resulted in subsequent program execution being redirected to the Target Address associated with the corresp. Branch instruction.

Equivalent Alerting Abstract US A

During a Fetch stage a previously generated Virtual Effective Address is applied to a translation buffer to generate a physical address which is used to access a data cache. The translation buffer includes two translation buffers, with the first translation buffer being a reduced subset of the second. The first translation buffer is probed, during a Generate stage, to predict, if possible, a required operand. The prefetch unit further provides 24-bit or 32-bit effective address generation on an instruction by instruction basis.

an indication of an occurrence of a Branch instruction having a Target Address that was previously taken.

Title Terms/Index Terms/Additional Words: DIGITAL; DATA; PROCESSOR; INSTRUCTION ; PRE; FETCH; UNIT; BRANCH; HISTORY; TABLE; INDICATE; OCCUR; TARGET; ADDRESS

Class Codes

International Classification (Main): G06F-009/38
(Additional/Secondary): G06F-009/26, G06F-009/32
US Classification, Issued: 395375000, 364DT0001, 364243420, 364231800, 364247300, 364DIG002, 364938000, 364955500, 364964260, 364261700, 364263100

File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-P03A; T01-H03A
Digital data processor instruction pre-fetch unit...

...has branch history table indicates occurrence of branch instruction having target address that was previously taken

Original Titles:

...CPU HAVING PIPELINED INSTRUCTION UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH RETAINED VIRTUAL ADDRESS CAPABILITY...

...UNITE CENTRALE AVANT UNE UNITE D' INSTRUCTIONS A TRAITEMENT PIPELINE ET
UNE UNITE DE CALCUL D'ADRESSES EFFECTIVE A CAPACITE D'ADRESSES...

...CPU HAVING PIPELINED INSTRUCTION UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH RETAINED VIRTUAL ADDRESS CAPABILITY...

...UNITE CENTRALE AVANT UNE UNITE D' INSTRUCTIONS A TRAITEMENT PIPELINE ET
UNE UNITE DE CALCUL D'ADRESSES EFFECTIVE A CAPACITE D'ADRESSES...

...CPU having pipelined instruction unit and effective address calculation unit with retained virtual address capability...

...CPU HAVING PIPELINED INSTRUCTION UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH RETAINED VIRTUAL ADDRESS CAPABILITY

Alerting Abstract ...The instruction pre-fetch unit includes a sequential instruction physical address counter, an instruction cache and an instruction register having multiple registers. Some of the instructions are Branch instructions having an associated Target Address
...

...A Branch History Table ...has an entry responsive to the instruction physical address. The BHT input indicator marker, during a preceding execution of a corresponding instruction, output by the instruction

cache , the execution of the corresp. Branch instruction resulted in subsequent program execution being redirected to the Target Address associated with the corresp. Branch instruction .

...

...USE/ADVANTAGE - For high performance CPU with pipe-lined instruction execution and virtual addressing capabilities. Optimises efficiency of instruction unit.

Equivalent Alerting Abstract ...Multiple branch mark bits are stored in an instruction queue , on a half word basis, in conjunction with a double word of instruction data that is prefetched from an instruction cache . The Branch Target Address is employed to redirect instruction prefetching. The Branch Target Address is also pipelined and follows the associated Branch instruction through an instruction pipeline. The prefetch unit includes circuitry for automatically self-filling the instruction pipeline...

...During a Fetch stage a previously generated Virtual Effective Address is applied to a translation buffer to generate a physical address which is used to access a data cache. The translation buffer includes two translation buffers , with the first translation buffer being a reduced subset of the second. The first translation buffer is probed, during a Generate stage, to prefetch, if possible, the required operand. The prefetch unit further provides 24-bit or 32-bit effective address generation on an instruction by instruction basis...

...includes a Branch history table for providing an indication of an occurrence of a Branch instruction having a Target Address that was previously taken.

Title Terms.../Index Terms: Additional Terms: INSTRUCTION ;
Original Publication Date: Authority

Original Abstracts:

...includes a Branch history table for providing an indication of an occurrence of a Branch instruction having a Target Address that was previously taken. A plurality of branch mark bits are stored in an instruction queue , on a half word basis, in conjunction with a double word of instruction data that is prefetched from an instruction

cache . The Branch Target Address is employed to redirect instruction prefetching. The Branch Target Address is also pipelined and follows the associated Branch instruction through an instruction pipeline . The prefetch unit includes circuitry for automatically self-filling the instruction pipeline. During a Fetch stage a previously generated Virtual Effective Address is applied to a

translation

buffer to generate a physical address which is used to access a data cache. The translation buffer includes a first and a second translation buffer, with the first translation buffer being a reduced

subset of the second. The first translation buffer is probed, during a

Generate stage, to prefetch, if possible, the required operand. The prefetch unit further provides 24-bit or 32-bit effective address generation on an instruction by instruction basis.

...

...includes a Branch history table for providing an indication of an occurrence of a Branch instruction having a Target Address that was previously taken. A plurality of Branch mark bits are stored in an instruction queue, or half word, in conjunction with a double word of instruction data that is prefetched from an instruction

cache. The Branch Target Address is employed to redirect instruction

prefetching. The Branch Target Address is also pipelined and follows the

associated Branch instruction through an instruction pipeline. The prefetch unit includes a circuitry for automatically self-filling the instruction pipeline during a Fetch stage with previously generated

Virtual

Effective Address is applied to a translation buffer to generate a physical address which is used to access a data cache. The translation

buffer includes a first and a second translation buffer, with the

first translation buffer being a reduced subset of the second. The first translation buffer is probed, during a Generate stage, to prefetch, if possible, the required operand. The prefetch unit further

provides 24-bit or 32-bit effective address generation on an instruction

by instruction basis.

...

...includes a Branch history table for providing an indication of an occurrence of a Branch instruction having a Target Address that was previously taken. A plurality of Branch mark bits are stored in an instruction queue, or half word, in conjunction with a double

word of instruction data that is prefetched from an instruction cache. The Branch Target Address is employed to redirect instruction

prefetching. The Branch Target Address is also pipelined and follows

the associated Branch instruction through an instruction pipeline. The

prefetch unit includes a circuitry for automatically self-filling the instruction pipeline. During a Fetch stage, previously generated Virtual Effective Address is applied to a translation buffer to generate a physical address which is used to access a data cache.

The

translation buffer includes a first and a second translation buffer, with the first translation buffer being a reduced subset of the second. The first translation buffer is loaded, during a Generate stage, to prefetch, if possible, the required operand. The prefetch unit further provides a bit or a bit effect on address generation on an instruction by instruction basis.

Claims:

The instruction pre-fetch unit includes a sequential instruction physical address generator, an instruction cache and an instruction queue having multiple registers. Some of the instructions are Branch instructions having an associated Target Address.

...A Branch History Table (BHT) has an input responsive to the instruction physical address. The BHT output indicates whether, during a preceding execution of a corresponding instruction, stored by the instruction cache, the execution of the corresponding Branch instruction resulted in subsequent program execution being redirected to the Target Address associated with the corresponding Branch instruction.

...

...Befehls cachespeicher ausgegebenen entsprechen dem Sprungbefehls die genannte Ausführung des Befehls unter dem Sprungbefehls zur Umleitung einer nachfolgenden Programmausführung zu einer Zieladresse gefuehrt hat, die dem gegebenen entsprechenden Sprungbefehl zugeordnet war, gekennzeichnet durch, ... eine Befehls- und Line-Einrichtung (92, 94, 96, 98), die von einem Befehl eingelesen wird.

...use in a digital data processor (10) for prefetching individual ones of a plurality of instructions prior to execution of the instructions, said digital data processor including /br> means (40) for generating sequential ones of a plurality of instruction addresses, /br> instruction cache means (8) having an input responsive to said instruction addresses and an output for providing a corresponding instruction, /br> instruction queue means (20, 82, 84, 86) having an input coupled to said output of said instruction cache means and having a plurality of registers each of a width sufficient to store at least a portion of a corresponding instruction execution means (16), said /br> branch history table means (42) having an input responsive to said instruction physical addresses and an output for providing an indication of whether, during a preceding execution of a corresponding instruction, an output by said instruction cache means indicated that a corresponding Branch instruction resulted in subsequent program execution being redirected to a Target Address associated with said corresponding Branch

instruction ,
characterized by
 instruction pipeline means (92, 94, 96, 98)
comprised of a plurality of serially coupled register means (92 ,
94,
96) each having a width sufficient to store a widest possible
instruction , said instruction pipeline means having an input coupled
to
an output of said instruction queue means (80 , 82, 84, 86) and
an
output for coupling to said instruction queue means (36);</br>
wherein some of said instructions are Branch instructions having an
associated Target Address, and
 wherein each of said register
means of said instruction queue means (80, 82, 84, 86) and each
of
said serially coupled register means (92, 94, 96) of said instruction
pipeline means (92, 94, 96) further include means for storing
a
Mark indication output from said Branch history table means (42) and
for
advancing said stored Mark indication through said instruction
queue means and through said instruction pipeline means in
association
with a corresponding Branch instruction means (44) for
generating effective address that reference said Mark, wherein
certain
of said instructions reference a specific one or ones of a plurality
of
general register means, wherein the effective address
generating
means (44) is comprised of
 means (60) for storing a
duplicate copy of said plurality of general register means, said
storing
means (60) being responsive to prefetched instructions (98, 100) for
outputting a specific one or ones of a plurality of said general
register means,</br> and means (62) for calculating an effective
address of an operand associated with a previously fetched instruction , in
cooperation with the output of said means (60) and copies of said
general
register means output from said storing means (60),
 wherein
said storing means (60) storing inputs comprising outputs of said
execution
means (32) for...

...copy of said general register means in response to a storage of
information in said general register means (62) bypassing means
(62,
64, 66), responsive to an occurrence of a previously prefetched
instruction that reference said Mark, and wherein said previously
prefetched instruction is output from said means (60), for
selectively bypassing or storing said Mark.

...means (36) for calculating an effective address of an operand
associated with an instruction fetched subsequent to said
instruction that reference said Mark; and

suspending means (64) responsive to an occurrence of a previously
prefetched instruction that reference said Mark, during execution of said
previously prefetched instruction, for suspending said general register

means, for suspending an occurrence of said effective address calculation
for an instruction contained in one of said register means (92)
until
an execution of said previously prefetched instruction modifies
said
content of said general register means.

Apparatus for use in a digital data processor for
prefetching
individual ones of a plurality of instructions prior to execution of
said
instructions, said apparatus comprising:
means for generating
sequential
ones of a plurality of instruction physical addresses; instruction
cache means having an input responsive to said instruction physical
addresses and an output for providing a corresponding instruction;
means
for generating an effective address of an operand or operands
associated
with certain ones of said instructions that are output from said
instruction cache means; instruction queue means having an input
coupled to said output of said instruction cache means and having
a
plurality of register means, each of said register means having a
width sufficient to store one instruction or a portion of one
instruction; instruction pipeline means consisting of a plurality of
serially coupled instruction register means each having a width
sufficient to store a full possible instruction; said
instruction
pipeline means having an input coupled to the output of said
instruction queue means and an output for coupling to
instruction
execution means, said plurality of serially coupled instruction
register
means including, first instruction register means (IRG), having
an
input coupled to said output of said instruction queue means,
for
storing an instruction during an effective address generation
operation
for said instruction; second instruction register means (IRF),
having an input coupled to an output of said first register means, for
storing said instruction during an operand address generation operation for
said
instruction; and third instruction register means (IRE), having
an
input coupled to an output of said IRF register means and an output
coupled to said instruction execution means for storing said
instruction during said instruction execution operation; wherein some
of
said instructions are branch instructions having an associated
Target
Address, and where said apparatus further includes, Branch history
table means having an input responsive to said instruction
physical
addresses and an output for providing an indication of whether,

during a preceding execution of a corresponding Branch instruction output by said instruction cache means; said instruction cache means further comprising a corresponding Branch instruction resulted in sequential program execution being redirected to said Target Address associated with said corresponding Branch instruction, said Branch history table means being comprised of Target Address storage means for inputting a predicted Target Address associated with a preceding branch instruction output by said instruction cache means; wherein each of said register means of said instruction queue means and said instruction pipeline means includes means for storing said indication output by said Branch history table means and for advancing said stored indication through said instruction queue means and through said instruction pipeline means in association with a corresponding branch instruction; wherein said effective addressing means includes a plurality of serially coupled address registers means comprising, first address register means (IAG) for storing a virtual instruction address during an effective address generation operation for an instruction stored within said IRG register means; second address register means (IAF), having an input coupled to an output of said IAG register means, for storing said virtual instruction address prior said operand prefetch operation for an instruction stored within said IIRF register means; and third address register means (IIR), having an input coupled to an output of said IAF register means, for storing said virtual instruction address during said prefetch operation of an instruction stored within said IIR register means, wherein said effective addressing means further includes, fourth address register means (IIRG), having an input coupled to an output of said IIR register means, for storing said virtual instruction address following an execution of said instruction that failed a branch condition during an execution of said Branch instruction; said effective addressing means further comprising, first target address register means (TAR0), having an input coupled to an output of said Branch history table means for storing a predicted Target Address of a Branch instruction that failed and within said instruction queue means, said TAR0 register means having an output coupled to said effective addressing means for providing said Target Address that failed a branch condition; said register means (TARIRG), having an input coupled to said output of said IIRG register means,

for
...

...Address during an effective address generation operation for said
Target
Address associated with a branch instruction that is stored within
said
IRG register means; third target address register means (TARIRF),
having an input coupled to an output of said IRG...

...means, for storing said Target Address during an operand prefetch
operation associated with a branch instruction that is stored within
said
IRF register means; and fourth target address register means (TARIFE),
having an input coupled to an output of said IRF register means,
for
storing said Target Address associated with a branch instruction that
is
stored within said IRF register means during an execution of said
Branch
instruction.>

20/69,K/13 (Item 13 from file: 350)
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserved.

0006396827 - Drawing available

WPI ACC NO: 1993-197360, 199324

XRPX Acc No: N1993-1917-

Document image compression method establishing required memory space -

selects quantising matrix in dependence of memory space needed to store

image data after compression by discrete transform technique.

Patent Assignee: UNITED MICROFILMS (BURS)

Inventor: HIGGINS-ROTHMAN, J; HIGGINS-ROTHMAN, H J; KIDD, R C; KLEIN, R D;

YEN, R; YEN, R C; YELINEK, T M

Patent Family (13 countries) 13 countries

Patent Number	Kind	Date	Application Number	Kind	Date	Update
WO 1993011629	A	19930610	WO 1992US9910	A	19921119	199324 B
EP 568681	A	19931110	EP 1992925084	A	19921119	199345 E
			WO 1992US9910	A	19921119	
US 5339368	A	19930916	US 1991736703	A	19911121	199432 E
JP 7502154	A	19930916	JP 1992030010	A	19921119	199517 E
			JP 19930510145	A	19930510	
EP 798919	AC	19930916	EP 1992925084	A	19921119	199744 E
			EP 1997105706	A	19971057	
EP 568681	B1	19931110	EP 1992030010	A	19921119	199747 E
			WO 1992030010	A	19921119	
			EP 1997105706	A	19971057	
DE 69222844	A	19931110	DE 69222844	A	19931110	199802 E
			EP 1992925084	A	19921119	
			WO 1992US9910	A	19921119	
EP 798919	A	19931110	EP 1992925084	A	19921119	199816 E
			EP 1997105706	A	19971057	
US 5751846	A	19970512	US 1991067003	A	19911121	199826 E
			US 1992030010	A	19920300	
EP 798919	B1	19931110	EP 1992030010	A	19921119	200014 E
			EP 1997105706	A	19971057	
DE 69230695	A	19931110	DE 69230695	A	19931110	200022 E
			EP 1997105706	A	19971057	

Priority Applications: (kind, date): EP 1997105706 A 19911121; US 1994207284 A

Patent Details

Number Kind Date Filing No

WO 1993011629 A 19930610

National Designated States, Original: JP

Regional Designated States, Original: AT BE CH DE ES FR GB GR IE IT LU

MC NL SE

EP 568681 A1 EN 19931110 1 PCT Application WO 1992US9910

Based on CN patent WO 1993011629

Regional Designated States, Original: DE FR GB I

US 5339368 A 19930916

JP 7502154 B 19930916 1 PCT Application WO 1992US9910

EP 798919 A2 00 00 9 Based on CIP patent WO 1993011629
1992925284 Division of application EP

Regional Designated States, Original: DE FR GB IT
EP 568681 BI EN 30 0 PCT Application NO 1992US9910
related to application EP
1997105726

		Related to patent	EP 798919
		Based on CIL patent	WO 1993011629
Regional Designated States, Original:	DE EP GB IT		
DE 69222844	E DE	Application	EP 1992925284
		PCT Application	WO 1992US9910
		Based on CIL patent	EP 568681
		Based on CIL patent	WO 1993011629
EP 798919	A3 EP	Division of application	EP
1992925284			

US 5751846 A PCT
1991796703 Division of application US

EP 798919 B1 EN Division of patent US 5339368
1992925284 Division of application EP

Division of Patent EP 568681
Regional Designated States, Original: DE FR GB IT
DE 69230695 DE Application No. 197108726
 DE Divisional Patent No. 798919

Alerting Abstract No. A

The method uses a packet size criterion, i.e., which the packet size of the memory space required to store the image data for a given document after compression by discrete transform technique. The data comprises pixels each representing one of a number of gray levels.

A selection process selects, as a function of the estimate, one of a number of transform coefficient modifier matrices, e.g. a matrix of quantising values. The selected matrix of modifiers is transmitted to a transform compressor for use in altering, e.g. quantising, the number of transform coefficient.

ADVANTAGE - Modifies compression characteristics in real time.
Maximises image quality and reduces bit rate characteristics.

Equivalent Alerting Mater at US A

The discrete transform of large data is considered. System has frequency transform coefficients and field is represented by a matrix of quantiser values. The system uses a predefined number of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image. The storage by

selecting

one of the number of quantization matrices in accordance with the packet

size estimate obtained for each document image.

Additionally, the system generates contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as a gray level histogram of the document image data.

The remapping curves are utilized to preprocess the image data for more effective data compression.

ADVANTAGE - Compression characteristics can be modified in real time on per document basis.

Title Terms/Index Terms Additional Words: DOCUMENT; IMAGE; COMPRESS; METHOD

; ESTABLISH; REQUIRE; MEMORY ; SPACE; SELECT; QUANTUM; MATRIX; DEPEND;

NEED; STORAGE; DATA; ALGORITHM; DISCRETE; TRANSFORM; TECHNIQUE

Class Codes

International Classification (Main): H04N-0001, H04N-0001/46

International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06T-0009/00 A I R 20060101

H04N-0001/407 A I R 20060101

H04N-0001/41 A I R 20060101

H04N-0007/26 A I R 20060101

H04N-0007/30 A I R 20060101

G06T-0009/00 C I R 20060101

H04N-0001/407 C I R 20060101

H04N-0001/41 C I R 20060101

H04N-0007/26 C I R 20060101

H04N-0007/30 C I R 20060101

US Classification, Incls: 382256000, 382241000, 3483 1000, 382169000, 382172000

File Segment: EPI

DWPI Class: T01; 10B;

Manual Codes (EPI, S-X): T01-J02; T01-J01B1; T01-J10A1; T01-J10B; T01-J10B1;

T05-K02; W02-J01B1

Document image compression method establishing required memory space...

...selects quantizing matrix in dependence of memory space needed to store image data after compression by discrete transform technique.

Alerting Abstract ... establishes a packet size estimator to establish the packet size of the memory space required to store the image data for a given document image compression by discrete transform technique...

...A selection process selects, as a function of the estimate, one of a number of transform matrices, and a matrix of

quantising values. This matrix of modifiers is transmitted to a transform compressor for use in altering, e.g. quantising, the number...

...ADVANTAGE - Modifies compression characteristics in real time. Maximises image quality and background noise characteristics.

Equivalent Alerting Abstract ...The discrete transform image data compression system has frequency transform coefficients modified in accordance with a matrix of quantiser values. The system uses a predefined number of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...Additionally, the system generates contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as a gray level histogram of the document image...

...ADVANTAGE - Compression characteristics are modified in real time on per document basis.

Title Terms.../Index Terms/Additional Words: MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A discrete transform image data compression system in which frequency transform coefficients are modified in accordance with a matrix of quantizer values employs a predefined plurality of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...the system employs generation of contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as a gray level histogram of the document image...

...A discrete transform image data compression system (Figure 2) in which frequency transform coefficients are modified in accordance with a matrix of quantizer values employs a predefined plurality of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...the system employs generation of contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as gray level histogram of the document image...

A discrete transform image compression system in which frequency transform coefficients are modified in accordance with a matrix of quantizer values employs a predefined plurality of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...the system employs generation of contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as gray level histogram of the document image...

A discrete transform image compression system in which frequency transform coefficients are modified in accordance with a matrix of quantizer values employs a predefined plurality of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...the system employs generation of contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as gray level histogram of the document image...

A discrete transform image compression system in which frequency transform coefficients are modified in accordance with a matrix of quantizer values employs a predefined plurality of quantization matrices to adaptively select, on a document-by-document basis, an approximate memory packet size for each document's compressed image data storage by selecting one of the...

...the system employs generation of contrast reduction and gray level stretch remapping curves as a function of global image data characteristics, such as gray level histogram of the document image...

Claims:

The method uses a packet size estimator to establish the packet size of the memory space required to store the image data for a given document after compression by the discrete transform compression...

A selection processor selects, as a function of the estimate, one of a

number of transform coefficient modifier matrices, e.g., a matrix of quantising values. The selected matrix of modifiers is transmitted to a transform compressor for use in altering, e.g., quantising, the number...

...der Transformationskompressor (119) bedeutet Transformationskoeffizienten verwendet, um die Kompression zu bewirken. Das System zum Modifizieren der Transformationskoeffizienten umfasst: a) eine Selektionsprozessorschaltung (117) zum Selektieren mehrerer Modifizierer-Matrizen, wobei jede Matrix Daten zum Verändern der Transformationskoeffizienten umfasst, wobei die Daten jeder Matrix... transform compressor (119) utilizing a plurality of transform coefficients to effect compression said system for modifying the transform coefficients comprises: a) a selection processor means (215) for storing a plurality of modifier matrices, each matrix of said plurality comprising data for altering transform coefficients, the data of... size for a given image image/br> means for estimating a packet size (213) of memory required to store the packet size (213), and operative to select one of said plurality of matrices as a function of a packet size estimate, b) a function of desired target packet size; c) a selection processor means (215) which is operative to select...

...least one first matrix if the estimated packet size is above the desired target packet size and operative to select at least one second matrix if the estimated packet size is not above the desired target packet...gray level pixel data, and histogram processing means (107) further performing a stretch conversion function of the converted highly visible gray level pixel data and the nominally visible gray level...

...and means (207) combining the stretch conversion and the gray level stretch conversion functions and for applying a combined conversion function to the document image data pixels and compression to minimize loss of said nominally visible level pixels in said histogram processing means (107) further performing a stretch conversion function of both the converted highly visible level pixel data and the nominally visible gray... said histogram processing means (107) further performing a stretch reduction and the gray level stretch conversion function, and for applying means

(211) for applying the combined conversion functions to the document image data prior to data compression to minimize loss of said nominally visible...the transform compressor utilizes a plurality of transform coefficients to effect compression, a system for modifying the transform coefficients comprising: means for storing a plurality of modifier matrices, each matrix of said plurality containing data for altering transform coefficients, the data of...

...different packet sizes for a given document image; means for estimating a packet size of memory space required to store the document image data for a given document after compression by a discrete packet size, and operative to select one of said plurality of packet sizes as a function of a packet size estimate as a function of a desired target packet size; said selection process being operative to select at least one first matrix if the estimated packet size is above the desired target packet size and operative to select at least one second matrix if the estimated packet size is not above the desired target packet size.

...visible gray level pixel data, said histogram processing means further performing a stretch and conversion function of the converted highly visible gray level pixel data and the nominal visible gray level data; means for combining the contrast reduction and the gray level stretch conversion functions and for providing a combined operation function to the document image data prior to data compression to minimize loss of said nominally visible...

[illegible]

JP 3334717 E2 20021015 WO 1991019067 A 19911101 200275 E
 JP 10 210117 A 19911101
 Priority Applications (no., kind, date): JP 10 210117 19880507; US
 1996695505 A 19960810; US 19941210 19941210; US 992882244 A
 19920508; WO 1990US2801 A 19900315; US 1989352596 19890515; US
 1989352596 A 19890515; US 1989352596 19890515; US 1989352142 A
 19890515; US 1989351999 A 19890515; US 1989351999 19890515; US
 1989351997 A 19890515; US 1989351997 19890515; US 1989351759 A
 19890515; US 1990615608 A 19900615; US 1990615608 19901119; US
 1990615608 A 19901119; US 1990615608 1990631929 A
 19901219

Patent Details

Number	Kind	Lang	Pg	Fig	Filing Date
WO 1991019067	A	EN	43	28	
National Designated States,Original: CA CH DE DK					
Regional Designated States,Original: AT BE BR CA CH DE DK ES FR GB GR IT LU					
NL					
SE					
US 5206905	A	EN	28	28	C-T-P of application US 1989351759
					C-I-P of application US 1989351760
					C-T-P of application US 1989351997
					C-I-P of application US 1989351998
					C-T-P of application US 1989351999
					C-T-P of application US 1989352142
					C-T-P of application US 1989352581
					C-I-P of application US 1989352596
					C-I-P of application US 1989352598
					C-I-P of parent US 4945217
					C-T-P of parent US 4945217
					C-I-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
US 5226137	A	EN	27	25	C-T-P of application US 1989351759
					C-I-P of application US 1989351760
					C-T-P of application US 1989351997
					C-I-P of application US 1989351998
					C-T-P of application US 1989351999
					C-I-P of application US 1989352142
					C-I-P of application US 1989352581
					C-I-P of application US 1989352596
					C-T-P of application US 1989352598
					C-I-P of parent US 4945217
					C-T-P of parent US 4945217
					C-I-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
					C-T-P of parent US 4945217
US 5306961	A	EN	28	25	C-T-P of application US 1989351759
					C-I-P of application US 1989351760
					C-T-P of application US 1989351997
					C-I-P of application US 1989351998
					C-T-P of application US 1989351999

time multiple partitions of the array are assigned as secure memories which are read accessible.

A scratchpad memory is defined in one partition of memory. Data in the scratchpad memory can be moved to any other part of memory if a block move request, accompanied by a correct password, is decoded.

USE/ADVANTAGE - In low power electronic key hardware integrated circuits containing secure data. Returns same data as all possible passwords. Low power consumption. Can be used in various types of nonvolatile modules. Highly secure.

Equivalent Alerting Abstract US A

The electronic key device has a memory and a pseudo-random number generator, connected to receive a seed value and to output a number which is strictly dependent on the seed value, but which is a nonlinear and non-monotone function of the seed value. External connections receive a password, and outputting data.

A digital comparator, connected to compare received password with a store value, enables output of data from the memory when the password does match the stored value and enables output of data from the pseudo-random number generator when the password does not match the stored values. The pseudo-random number generator is connected to receive the password and to use the password as a seed value to produce a unique set of data is output from the generator for each identical password.

ADVANTAGE - Electronic key hardware module easily coded.

Equivalent Alerting Abstract US A

The integrated circuit electronic key hardware has an array containing multiple low-power memory cells. Command and address decoders are connected to receive incoming control signals and to access the memory array. Access requests are translated and return that at any given time multiple partitions of the array are assigned as secure memories which are read accessible.

A scratchpad memory is defined in one partition of memory. Data in the scratchpad memory can be moved to any other part of memory if a block move request, accompanied by a correct password, is decoded.

USE/ADVANTAGE - In low power electronic key hardware integrated circuits containing secure data. Returns same data as all possible passwords. Low power consumption. Can be used in various types of nonvolatile modules. Highly secure.

Equivalent Alerting Abstract US A

The electronic key integrated circuit has three independently addressable partitions of secure memory. Each of the three partitions

can function as a separate "subkey". Each of the subkeys is independently

password-protected.

In addition to the secure subkey partition, the integrated circuit also contains a read/write "scratchpad" memory, which is the same size as each of the subkeys. Information has been written into the scratchpad (and verified if desired), it can be copied, as a block, onto

one of the subkey partitions. However, to perform such a block move the password of the target subkey must also be known.

ADVANTAGE - Provides high degree of security.

Equivalent Alerting Abstract US A

The integrated circuit can be operated either in a battery-backed mode or

in a battery-operated mode. The integrated circuit has a pin (BAT) for

battery input, and another (VCC1) for connection to a power supply.

Two PMOS switches are provided to connect each of these two pins to an on-chip power supply and a appropriate circuit.

The switches are P-channel insulated gate FETs with a width-to-length ratio greater than 2000. A third pin can alternatively be used for battery

input. The logic which controls the FETs ensures that they will

not turn on if their respective power inputs (VCC1 or BAT) are low.

ADVANTAGE - Does not require battery for read/write operation, laser writing or fuse blowing.

Title Terms/Terms: Additional Words: KEY; INTERRATE; CIRCUIT; CONTAIN; PASSWORD; PROTECT; SUB; PARTITION; SET; MEMORY

SCRATCH; PAD; AREA; MOVE; DATA

Class Codes

International Classification (Main): G06F-012/00, G06F-012/02,

G06F-012/14, G06F-013/00, G06F-013/18, G06F-013/20, H03K-003/01

(Additional/Secondary): A01-007, A01-008, G06F-019/6515,

G06K-015/42, G06K-016/06, H02J-01/00

US Classification: 3070000, 3070001, 3070002, 3070003, 3070004, 3070005, 3070006, 3070007, 3070008, 3070009, 3070010, 3070011, 3070012, 3070013, 3070014, 3070015, 3070016, 3070017, 3070018, 3070019, 3070020, 3070021, 3070022, 3070023, 3070024, 3070025, 3070026, 3070027, 3070028, 3070029, 3070030, 3070031, 3070032, 3070033, 3070034, 3070035, 3070036, 3070037, 3070038, 3070039, 3070040, 3070041, 3070042, 3070043, 3070044, 3070045, 3070046, 3070047, 3070048, 3070049, 3070050, 3070051, 3070052, 3070053, 3070054, 3070055, 3070056, 3070057, 3070058, 3070059, 3070060, 3070061, 3070062, 3070063, 3070064, 3070065, 3070066, 3070067, 3070068, 3070069, 3070070, 3070071, 3070072, 3070073, 3070074, 3070075, 3070076, 3070077, 3070078, 3070079, 3070080, 3070081, 3070082, 3070083, 3070084, 3070085, 3070086, 3070087, 3070088, 3070089, 3070090, 3070091, 3070092, 3070093, 3070094, 3070095, 3070096, 3070097, 3070098, 3070099, 3070100, 3070101, 3070102, 3070103, 3070104, 3070105, 3070106, 3070107, 3070108, 3070109, 3070110, 3070111, 3070112, 3070113, 3070114, 3070115, 3070116, 3070117, 3070118, 3070119, 3070120, 3070121, 3070122, 3070123, 3070124, 3070125, 3070126, 3070127, 3070128, 3070129, 3070130, 3070131, 3070132, 3070133, 3070134, 3070135, 3070136, 3070137, 3070138, 3070139, 3070140, 3070141, 3070142, 3070143, 3070144, 3070145, 3070146, 3070147, 3070148, 3070149, 3070150, 3070151, 3070152, 3070153, 3070154, 3070155, 3070156, 3070157, 3070158, 3070159, 3070160, 3070161, 3070162, 3070163, 3070164, 3070165, 3070166, 3070167, 3070168, 3070169, 3070170, 3070171, 3070172, 3070173, 3070174, 3070175, 3070176, 3070177, 3070178, 3070179, 3070180, 3070181, 3070182, 3070183, 3070184, 3070185, 3070186, 3070187, 3070188, 3070189, 3070190, 3070191, 3070192, 3070193, 3070194, 3070195, 3070196, 3070197, 3070198, 3070199, 3070200, 3070201, 3070202, 3070203, 3070204, 3070205, 3070206, 3070207, 3070208, 3070209, 3070210, 3070211, 3070212, 3070213, 3070214, 3070215, 3070216, 3070217, 3070218, 3070219, 3070220, 3070221, 3070222, 3070223, 3070224, 3070225, 3070226, 3070227, 3070228, 3070229, 3070230, 3070231, 3070232, 3070233, 3070234, 3070235, 3070236, 3070237, 3070238, 3070239, 3070240, 3070241, 3070242, 3070243, 3070244, 3070245, 3070246, 3070247, 3070248, 3070249, 3070250, 3070251, 3070252, 3070253, 3070254, 3070255, 3070256, 3070257, 3070258, 3070259, 3070260, 3070261, 3070262, 3070263, 3070264, 3070265, 3070266, 3070267, 3070268, 3070269, 3070270, 3070271, 3070272, 3070273, 3070274, 3070275, 3070276, 3070277, 3070278, 3070279, 3070280, 3070281, 3070282, 3070283, 3070284, 3070285, 3070286, 3070287, 3070288, 3070289, 3070290, 3070291, 3070292, 3070293, 3070294, 3070295, 3070296, 3070297, 3070298, 3070299, 3070300, 3070301, 3070302, 3070303, 3070304, 3070305, 3070306, 3070307, 3070308, 3070309, 3070310, 3070311, 3070312, 3070313, 3070314, 3070315, 3070316, 3070317, 3070318, 3070319, 3070320, 3070321, 3070322, 3070323, 3070324, 3070325, 3070326, 3070327, 3070328, 3070329, 3070330, 3070331, 3070332, 3070333, 3070334, 3070335, 3070336, 3070337, 3070338, 3070339, 3070340, 3070341, 3070342, 3070343, 3070344, 3070345, 3070346, 3070347, 3070348, 3070349, 3070350, 3070351, 3070352, 3070353, 3070354, 3070355, 3070356, 3070357, 3070358, 3070359, 3070360, 3070361, 3070362, 3070363, 3070364, 3070365, 3070366, 3070367, 3070368, 3070369, 3070370, 3070371, 3070372, 3070373, 3070374, 3070375, 3070376, 3070377, 3070378, 3070379, 3070380, 3070381, 3070382, 3070383, 3070384, 3070385, 3070386, 3070387, 3070388, 3070389, 3070390, 3070391, 3070392, 3070393, 3070394, 3070395, 3070396, 3070397, 3070398, 3070399, 3070400, 3070401, 3070402, 3070403, 3070404, 3070405, 3070406, 3070407, 3070408, 3070409, 3070410, 3070411, 3070412, 3070413, 3070414, 3070415, 3070416, 3070417, 3070418, 3070419, 3070420, 3070421, 3070422, 3070423, 3070424, 3070425, 3070426, 3070427, 3070428, 3070429, 3070430, 3070431, 3070432, 3070433, 3070434, 3070435, 3070436, 3070437, 3070438, 3070439, 3070440, 3070441, 3070442, 3070443, 3070444, 3070445, 3070446, 3070447, 3070448, 3070449, 3070450, 3070451, 3070452, 3070453, 3070454, 3070455, 3070456, 3070457, 3070458, 3070459, 3070460, 3070461, 3070462, 3070463, 3070464, 3070465, 3070466, 3070467, 3070468, 3070469, 3070470, 3070471, 3070472, 3070473, 3070474, 3070475, 3070476, 3070477, 3070478, 3070479, 3070480, 3070481, 3070482, 3070483, 3070484, 3070485, 3070486, 3070487, 3070488, 3070489, 3070490, 3070491, 3070492, 3070493, 3070494, 3070495, 3070496, 3070497, 3070498, 3070499, 3070500, 3070501, 3070502, 3070503, 3070504, 3070505, 3070506, 3070507, 3070508, 3070509, 3070510, 3070511, 3070512, 3070513, 3070514, 3070515, 3070516, 3070517, 3070518, 3070519, 3070520, 3070521, 3070522, 3070523, 3070524, 3070525, 3070526, 3070527, 3070528, 3070529, 3070530, 3070531, 3070532, 3070533, 3070534, 3070535, 3070536, 3070537, 3070538, 3070539, 3070540, 3070541, 3070542, 3070543, 3070544, 3070545, 3070546, 3070547, 3070548, 3070549, 3070550, 3070551, 3070552, 3070553, 3070554, 3070555, 3070556, 3070557, 3070558, 3070559, 3070560, 3070561, 3070562, 3070563, 3070564, 3070565, 3070566, 3070567, 3070568, 3070569, 3070570, 3070571, 3070572, 3070573, 3070574, 3070575, 3070576, 3070577, 3070578, 3070579, 3070580, 3070581, 3070582, 3070583, 3070584, 3070585, 3070586, 3070587, 3070588, 3070589, 3070590, 3070591, 3070592, 3070593, 3070594, 3070595, 3070596, 3070597, 3070598, 3070599, 3070600, 3070601, 3070602, 3070603, 3070604, 3070605, 3070606, 3070607, 3070608, 3070609, 3070610, 3070611, 3070612, 3070613, 3070614, 3070615, 3070616, 3070617, 3070618, 3070619, 3070620, 3070621, 3070622, 3070623, 3070624, 3070625, 3070626, 3070627, 3070628, 3070629, 3070630, 3070631, 3070632, 3070633, 3070634, 3070635, 3070636, 3070637, 3070638, 3070639, 3070640, 3070641, 3070642, 3070643, 3070644, 3070645, 3070646, 3070647, 3070648, 3070649, 3070650, 3070651, 3070652, 3070653, 3070654, 3070655, 3070656, 3070657, 3070658, 3070659, 3070660, 3070661, 3070662, 3070663, 3070664, 3070665, 3070666, 3070667, 3070668, 3070669, 3070670, 3070671, 3070672, 3070673, 3070674, 3070675, 3070676, 3070677, 3070678, 3070679, 3070680, 3070681, 3070682, 3070683, 3070684, 3070685, 3070686, 3070687, 3070688, 3070689, 3070690, 3070691, 3070692, 3070693, 3070694, 3070695, 3070696, 3070697, 3070698, 3070699, 3070700, 3070701, 3070702, 3070703, 3070704, 3070705, 3070706, 3070707, 3070708, 3070709, 3070710, 3070711, 3070712, 3070713, 3070714, 3070715, 3070716, 3070717, 3070718, 3070719, 3070720, 3070721, 3070722, 3070723, 3070724, 3070725, 3070726, 3070727, 3070728, 3070729, 3070730, 3070731, 3070732, 3070733, 3070734, 3070735, 3070736, 3070737, 3070738, 3070739, 3070740, 3070741, 3070742, 3070743, 3070744, 3070745, 3070746, 3070747, 3070748, 3070749, 3070750, 3070751, 3070752, 3070753, 3070754, 3070755, 3070756, 3070757, 3070758, 3070759, 3070760, 3070761, 3070762, 3070763, 3070764, 3070765, 3070766, 3070767, 3070768, 3070769, 3070770, 3070771, 3070772, 3070773, 3070774, 3070775, 3070776, 3070777, 3070778, 3070779, 3070780, 3070781, 3070782, 3070783, 3070784, 3070785, 3070786, 3070787, 3070788, 3070789, 3070790, 3070791, 3070792, 3070793, 3070794, 3070795, 3070796, 3070797, 3070798, 3070799, 3070800, 3070801, 3070802, 3070803, 3070804, 3070805, 3070806, 3070807, 3070808, 3070809, 3070810, 3070811, 3070812, 3070813, 3070814, 3070815, 3070816, 3070817, 3070818, 3070819, 3070820, 3070821, 3070822, 3070823, 3070824, 3070825, 3070826, 3070827, 3070828, 3070829, 3070830, 3070831, 3070832, 3070833, 3070834, 3070835, 3070836, 3070837, 3070838, 3070839, 3070840, 3070841, 3070842, 3070843, 3070844, 3070845, 3070846, 3070847, 3070848, 3070849, 3070850, 3070851, 3070852, 3070853, 3070854, 3070855, 3070856, 3070857, 3070858, 3070859, 3070860, 3070861, 3070862, 3070863, 3070864, 3070865, 3070866, 3070867, 3070868, 3070869, 3070870, 3070871, 3070872, 3070873, 3070874, 3070875, 3070876, 3070877, 3070878, 3070879, 3070880, 3070881, 3070882, 3070883, 3070884, 3070885, 3070886, 3070887, 3070888, 3070889, 3070890, 3070891, 3070892, 3070893, 3070894, 3070895, 3070896, 3070897, 3070898, 3070899, 3070900, 3070901, 3070902, 3070903, 3070904, 3070905, 3070906, 3070907, 3070908, 3070909, 3070910, 3070911, 3070912, 3070913, 3070914, 3070915, 3070916, 3070917, 3070918, 3070919, 3070920, 3070921, 3070922, 3070923, 3070924, 3070925, 3070926, 3070927, 3070928, 3070929, 3070930, 3070931, 3070932, 3070933, 3070934, 3070935, 3070936, 3070937, 3070938, 3070939, 3070940, 3070941, 3070942, 3070943, 3070944, 3070945, 3070946, 3070947, 3070948, 3070949, 3070950, 3070951, 3070952, 3070953, 3070954, 3070955, 3070956, 3070957, 3070958, 3070959, 3070960, 3070961, 3070962, 3070963, 3070964, 3070965, 3070966, 3070967, 3070968, 3070969, 3070970, 3070971, 3070972, 3070973, 3070974, 3070975, 3070976, 3070977, 3070978, 3070979, 3070980, 3070981, 3070982, 3070983, 3070984, 3070985, 3070986, 3070987, 3070988, 3070989, 3070990, 3070991, 3070992, 3070993, 3070994, 3070995, 3070996, 3070997, 3070998, 3070999, 3071000, 3071001, 3071002, 3071003, 3071004, 3071005, 3071006, 3071007, 3071008, 3071009, 3071010, 3071011, 3071012, 3071013, 3071014, 3071015, 3071016, 3071017, 3071018, 3071019, 3071020, 3071021, 3071022, 3071023, 3071024, 3071025, 3071026, 3071027, 3071028, 3071029, 3071030, 3071031, 3071032, 3071033, 3071034, 3071035, 3071036, 3071037, 3071038, 3071039, 3071040, 3071041, 3071042, 3071043, 3071044, 3071045, 3071046, 3071047, 3071048, 3071049, 3071050, 3071051, 3071052, 3071053, 3071054, 3071055, 3071056, 3071057, 3071058, 3071059, 3071060, 3071061, 3071062, 3071063, 3071064, 3071065, 3071066, 3071067, 3071068, 3071069, 3071070, 3071071, 3071072, 3071073, 3071074, 3071075, 3071076, 3071077, 3071078, 3071079, 3071080, 3071081, 3071082, 3071083, 3071084, 3071085, 3071086, 3071087, 3071088, 3071089, 3071090, 3071091, 3071092, 3071093, 3071094, 3071095, 3071096, 3071097, 3071098, 3071099, 3071100, 3071101, 3071102, 3071103, 3071104, 3071105, 3071106, 3071107, 3071108, 3071109, 3071110, 3071111, 3071112, 3071113, 3071114, 3071115, 3071116, 3071117, 3071118, 3071119, 3071120, 3071121, 3071122, 3071123, 3071124, 3071125, 3071126, 3071127, 3071128, 3071129, 3071130, 3071131, 3071132, 3071133, 3071134, 3071135, 3071136, 3071137, 3071138, 3071139, 3071140, 3071141, 3071142, 3071143, 3071144, 3071145, 3071146, 3071147, 3071148, 3071149, 3071150, 3071151, 3071152, 3071153, 3071154, 3071155, 3071156, 3071157, 3071158, 3071159, 3071160, 3071161, 3071162, 3071163, 3071164, 3071165, 3071166, 3071167, 3071168, 3071169, 3071170, 3071171, 3071172, 3071173, 3071174, 3071175, 3071176, 3071177, 3071178, 3071179, 3071180, 3071181, 3071182, 3071183, 3071184, 3071185, 3071186, 3071187, 3071188, 3071189, 3071190, 3071191, 3071192, 3071193, 3071194, 3071195, 3071196, 3071197, 3071198, 3071199, 3071200, 3071201, 3071202, 3071203, 3071204, 3071205, 3071206, 3071207, 3071208, 3071209, 3071210, 3071211, 3071212, 3071213, 3071214, 3071215, 3071216, 3071217, 3071218, 3071219, 3071220, 3071221, 3071222, 3071223, 3071224, 3071225, 3071226, 3071227, 3071228, 3071229, 3071230, 3071231, 3071232, 3071233, 3071234, 3071235, 3071236, 3071237, 3071238, 3071239, 3071240, 3071241, 3071242,

Original Titles:

...Integrated circuit memory with verification circuit which resets an address translation register upon failure to define one-to-one correspondences between addresses and memory cells...

...Integrated circuit memory with verification circuit which resets an address translation register upon failure to define one-to-one correspondences between addresses and memory cells...

...Circuit for generating a permanent word from a sequence of subkey...

Alerting Abstract ...The integrated circuit electronic device has a memory array containing multiple low-power memory cells. Command and address decoders are connected to receive incoming requests requesting access to the memory array. Access requests are translated in such a pattern that at any given time multiple partitions of the array are assigned as secure memories which are read accessible...

...A scratchpad memory is defined in one partition of memory. Data in the scratchpad memory can be moved to any other part of memory if a block move request, accompanied by a correct password, is received...

Equivalent Alerting Abstract ...The electronic device has a memory and a pseudo-random number generator, connected to receive a seed value and to output...

...is strictly dependent on the seed value, but which is a nonlinear and non-monotone function of the seed value. External connections receive a password, and encrypted data...

...to compare the received password with a stored value, enables output of data from the memory when the password does not equal the stored value and enables output of data from the...

...The integrated circuit electronic device has a memory array containing multiple low-power memory cells. Command and address decoders are connected to receive incoming requests requesting access to the memory array. Access requests are translated in such a pattern that at any given time multiple partitions of the array are assigned as secure memories which are read accessible...

...A scratchpad memory is defined in one partition of memory. Data in the scratchpad memory can be moved to another part of memory if a block move request, accompanied by a correct password is decoded...

...The electronically integrated circuit includes three independently addressable partitions of secure memory. Each of these three partitions can function as a separate "subkey." Each of the subkeys is independently password-protected...

...In addition to the secure subkey memory partitions, the integrated circuit also contains a read/write "scratchpad" memory, which is the same size as each of the subkeys. After data has been written into the scratchpad, (and verified)...

Title Terms.../Index Terms/Idential Word. MEMORY ;

Original Publication Date by Authority

Original Abstract

...pseudo-random number generator. If the correct password is received, the contents of a secure memory will be output to the electronic key.

However, if an incorrect password is received, that password will be used

...

...An electronically integrated circuit which includes three independently addressable partitions of secure memory. Each of these three partitions can function as a separate "subkey." Each of the subkeys is independently password-protected. In addition to the secure subkey memory partitions, the integrated circuit also contains a read/write "scratchpad" memory, which is the same size as each of the subkeys. After data has been written into the scratchpad, (and verified if desired), it can be output as a block, one partition at a time...

...A low-power secure memory in which block operations are performed without extensive data processing. A transistor holds a set of

pointers which store the addresses of single changing values in this special register. The pointers address the physical SRAM cell locations in the memory array for arrays of bits which can be read without performing any write operations in the array, thus saving the charge consumption which would otherwise be required for charging and discharging

bitlines in the memory array. The read operation is performed on the chip of

the preferred embodiment includes a scratchpad memory as well as multiple secure memories (multiple "banks"). The Move Block command can transfer a block of data from the scratchpad memory into the corresponding block location within a secure memory, or can replace the entire contents of a secure memory partition (including the ID and Password fields) with the entire contents of the scratchpad.

...A low-power secure memory in which block write operations are performed without extensive write operations. A transfer register holds...

...pointers which affect the address decoding by changing the values in this special register, the logical address of the physical SRAM cell

location in the memory array. The array can be read without performing any write operations in the array.

...the charge compensation which is required for charging and discharging bitlines as the memory cells are read and written to.

The chip of the preferred embodiment includes a scratchpad memory as well

as multiple secure memories (multiple "banks"). The Move Block command can transfer a block of data from the scratchpad directly into

the corresponding block location within a secure memory, or can replace

the entire contents of a secure memory partition (including the ID and

Password fields) with the entire contents of the scratchpad. For security

purposes, the...

...An integrated circuit with a secure memory location is comprised of a

memory and a circuit which receives a twenty-four bit command word.

At

least one location in the memory stores the secure subkey

The circuit responds to the command word with access to a secure

memory location in the memory. The secure subkey is retrieved from a starting address in a secure memory. The secure subkey is then stored in both

the 24-bit command word. Each secure memory has a 64-bit ID

field, a 64-bit password field and a 10-bit secure subkey field.

...An electronic device integrated circuit with independently addressable partitions of memory. The partitions can function as a separate memory. Each of the partitions is independently

password-protected. In addition to the secret memory partitions, the integrated circuit also contains a read-only "scratchpad" memory, which is the same size as each of the secret memory partitions. After data has been written into the scratchpad (and verified if desired), it can be copied, as a block, onto one of the secret memory partitions, to perform such a block move the password is then entered and the data is then specified.

Claims:

An electronic key device, comprising: a memory; a pseudo-random number generator, connected to receive a seed value and to output a number which is strictly dependent on said seed value, the number being a nonlinear and non-monotone function of said seed value; internal connections for receiving a password, and external connections for outputting data; a...

...received password with a stored value, and to enable output of data from said memory when said password is equal to the stored value and
(2) to enable output of data to said...

...including: exactly two mutually exclusive output options accessible on the exterior of said each module; memory output logic, operatively connected to first and second ones of said exclusive portions, and configured to detect whether said first...

...said second voltage, depending on the value of a data bit being read from said memory, and then release said output line to pull after a predetermined delay, determining said data bit if said time has elapsed; in said write...

...then test the voltage of said output port to determine a data bit in said memory according to the value of said...

...

...An integrated circuit, comprising: at least one memory array containing multiple low-power memory cells arranged in rows and columns; a command decoder, connected to the memory array, for requesting access to said memory array, which decoder includes a translation register which stores in a plurality of entries the correspondences between logical memory addresses and cell addresses, with each of said one-to-one correspondences being stored in a corresponding bit pattern in said register; and a control logic which translates

access requests, in accordance with the bit pattern of said translation register, to provide a block select output address decoder, connected to...

...to select ones of said rows and columns of said cells for access; wherein said command and address decoders translate access requests in such a pattern that, multiple portions of said array are assigned as secure subkey memories, which are only accessible with a correct password, each partition having an independent password and at least one partition of said array is assigned as scratchpad memory, which is accessible without password protection; and when in one of the access requests which said command decoder can recognize is a block move, to secure subkey memory, request, and in response thereto said bit pattern in said translation register is altered to reflect the requested block move by changing a plurality of...

...if the block move request is accompanied by the correct password for the secure subkey memory portion which would be altered by the requested block move.

...Claim 9. An integrated circuit, comprising at least one memory array containing multiple low-power memory cells arranged in rows and columns; a command decoder, which commands decoder includes a translation register having modifiable contents, which translation register defines plural one-to-one correspondences between logical memory addresses and cells of said array, which each of said one-to-one correspondences associated with a corresponding bit pattern in said register; and wherein said command decoder also includes verification means which monitors said translation register, and if the bit pattern in said translation register at any time ceases to define a one-to-one correspondence between said logical memory addresses and cells of said array, said verification means forms a report of the error condition.

...An integrated circuit, comprising at least one memory array containing multiple low-power memory cells arranged in rows and columns, a command decoder, connected to decode commands and store the said memory array, wherein said command decoder includes a translation register, and wherein said translation register is modifiable to contain, wherein said command decoder includes a verification means plural

one-to-one correspondences between logical memory addresses and the cells of said memory array, with each of said one-to-one correspondences as related with a respective bit pattern in said writable translation register; and wherein said command decoder translates access requests, in accordance with the bit pattern of said translation register, to provide a block select output; an address decoder, connected to receive said block select output, and accordingly to select ones of said rows and columns of said cells; and wherein said command decoder further performs access requests for match with a password, and further comprising a pseudo-random number generator, which is activated if said command decoder does not detect a match with the password; and means to monitor the internal consistency of said translation register and for providing a reset signal to the state of said inconsistency therein.

20/69,K/15 (Item 15 from file: 350) ***Double Patenting?
DIALOG(R)File 350:Derwent WPIX
(c) 2007 The Thomson Corporation. All rts. reserv.

0005466644 - Drawing available

WPI ACC NO: 1991-067411/199110

XRPX Acc No: N1991-052152

Processing prolog object words in computer memory - by testing
arbitrary

word in address using remaining bits as pointer

Patent Assignee: IBM CORP (IBM); INT BUS (IBM); (IBM)

Inventor: GILLET M J; GILLET M J L

Patent Family (4 patents, 4 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update
EP 415894	A	19910106	EP 199150250	A	19910520	199110 B
US 5336520	A	19950101	US 199393629	A	19890314	199511 E
			US 19929343	A	19910321	
EP 415894	B1	19910106	EP 199150250	A	19900624	199550 E
DE 6903576	A	19910101	DE 69025586	A	19900624	199605 E
			EP 199150250	A	19900624	

Priority applications (no., kind, date): 19910315 A 9920827; US
19890301 A 30614

Patent Details

Number	Kind	Lang	Fig	Dwg	Filing	Notes
--------	------	------	-----	-----	--------	-------

EP 415894	A	EN				
-----------	---	----	--	--	--	--

Regional Designated States: Original: DE FR GB

US 5336520	A	EN	40	37	Continuation of application	US
1989393629						

EP 415894	B1	EN	15			
-----------	----	----	----	--	--	--

Regional Designated States: Original: DE FR GB

DE 6903576	A	DE			Application EP 199150250	
					Related GPI patent: EP 415894	

Alerting Abstract EP A

The technique includes testing a bit of an arbitrary word stored in memory to determine whether it is a pointer or a descriptor. The remaining

bits of the word are used as a pointer to an address in the memory.

This occurs if the bit is set to a value representing an object word. The

object words are processed in the memory as non-typed pointers.

AD. MATH - Improves overall performance. @ (59pp Dwg.No.5/37)9

Equivalent Alerting Abstract US A

The computer system alerting method involves encoding, using the processor of the computer system, a first data into a first of instructions

which are then stored in the memory. The instructions, including object words of type, integer type, descriptor. All object words of type

pointer comprise an object word stored with the most significant bit of

the object word set to zero, and the remaining bits containing a single

the instructions including object words of type pointer or type descriptor.
All object words of type pointer or descriptor.

...The step of encoding a predicate further involves storing a type pointer in memory having an object address which points to itself and is representative of a free variable, and executing using the processor of the computer system, the set of instructions. The encoding step further involves determining using the processor of the computer system, the type
...

...word present. The determining step involves loading an object word into a register having the same number of bits as the object word, using the object word of type pointer as an address.
...

Title Terms.../Index Terms//Additional Words: MEMORY :

Original Publication Library Authority

Claims:

1. Method for efficiently processing object words contained in an arbitrary word in a computer memory, comprising the steps of: (a) testing a single bit of the arbitrary word to determine if the bit is set to a value indicative of an object word; and (b) if the bit is set to a value indicative of an object word, using the remaining bits of the arbitrary word as a pointer to an object word in memory.

...A method for processing a prolog object contained in an arbitrary word in a computer memory, comprising the steps of: (a) testing a single bit of the arbitrary word to determine if the single bit is set to a first prolog value; and (b) if the bit is set to the first prolog value, using the remaining bits of the arbitrary word as a pointer to an object word in memory.

...The remaining bits of the arbitrary word as a pointer to an object word in memory; if the single bit is set to a second value, using the remaining bits of the arbitrary word as a pointer to an object word in memory.

...A method for processing a prolog object contained in an arbitrary word in a computer memory, comprising the steps of: (a) testing a single bit of the arbitrary word to determine if the single bit is set to a first prolog value; and (b) if the bit is set to the first prolog value, using the remaining bits of the arbitrary word as a pointer to an object word in memory; and (c) if the bit is set to a second value, using the remaining bits of the arbitrary word as a pointer to an object word in memory.

the computer system, an object word into a register having the same number of bits as the object word; using the processor of the computer system to produce the object word of type pointer as an address of an object having no tag, field and having a status field and a cross field

20/69,K/16 (Item 16 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2007 The Thomson Corporation. All rts. reserved.

0003228161

WPI ALC NO: 1984-098853/151415

Image processor for photocopies, facsimile transmitters etc. - has processing signal indicator with associated keyboard, and required signal

memory

Patent Assignee: CANON KK (CANO)

Inventor: ARIMOTO S; SHIMIZU K; SHIMIZU K K; YAMADA M; YAMADA M K

Patent Family (21 patents, 4 countries)

Patent Number	Kind	Date	Application Number	Kind	Date	Update	
DE 3345657	A	19840101	DE 3345657	A	19830101	198415	B
JP 5512107	A	19840101	JP 5512107	A	19830101	198422	E
			JP 1982182016	A	19821016		
			JP 1982187248	A	19821028		
			JP 1982187249	A	19821028		
GB 2130854	A	19840101	GB 2130854	A	19830101	198423	E
JP 59075754	A	19840101	JP 1982172935	A	19821001	198423	E
			JP 1982182016	A	19821016		
			JP 1982187248	A	19821028		
JP 59075755	A	19840101	JP 1982172935	A	19821001	198423	E
			JP 1982182016	A	19821016		
			JP 1982187248	A	19821028		
			JP 1982187249	A	19821028		
GB 2130857	B	19870101				198716	E
DE 3335657	A	19830101	DE 3335657	A	19830101	199001	E
DE 3345657	A	19830101	DE 3345657	A	19830101	199142	E
JP 5512107	A	19830101	JP 5512107	A	19830101	199346	E
			JP 1982182016	A	19821016		
JP 5265897	A	19930101	JP 1982182016	A	19821016	199346	E
			JP 1982187248	A	19821028		
JP 5265897	A	19930101	JP 1982187249	A	19821028	199346	E
			JP 1982182016	A	19821016		
DE 3348475	A1	19830101	DE 3348475	A1	19830101	199347	E
			DE 3348475	A1	19830101		
DE 3348475	A1	19840101	DE 3348475	A1	19830101	199406	E
			DE 3348475	A1	19830101		
US 5369733	A	19940101	US 5369733	A	19930101	199502	E
			US 1982182016	A	19821016		
			US 1982187248	A	19821028		
JP 5512107	A	19830101	JP 5512107	A	19830101	199511	E
			JP 1982182016	A	19821016		
DE 3348475	C2	19830101	DE 3348475	C2	19830101	199623	E
			DE 3348475	C2	19830101		
DE 3348475	C2	19840101	DE 3348475	C2	19830101	199945	E
			DE 3348475	C2	19830101		
US 5377897	A	19940101	US 5377897	A	19930101	199953	E
			US 1982182016	A	19821016		
			US 1982187248	A	19821028		
			US 1982187249	A	19821028		
DE 3348475	C2	19830101	DE 3348475	C2	19830101	200304	E
			DE 3348475	C2	19830101		
US 6117511	A	20000101	US 6117511	A	20000101	200165	E

[illegible]

Number	Kind	Lang	Pg	Dwg	Notes
DE 3335447	A	DE	103	18	
JP 5265290	A	JA			Division of application JP
1982172935					
JP 5265291	A	JA			Division of application JP
1982172935					
JP 5265292	A	JA			Division of application JP
1982172935					
DE 3346471	A1	DE			Division of application DE 3335657
					Division of application DE 3335657
DE 3348476	A1	DE			Division of application DE 3335657
					Division of application DE 3335657
US 5369733	A	EN	57	18	Continuation of application US
1983576982					Continuation of application US
1986911069					
JP 7003968	A	JA	13		Division of application JP
1982112012					
DE 3341111	C1	DE	59	18	Division of application DE 3335657
					Division of application DE 3335657
DE 3348475	C2	DE			Division of application DE 3335657
					Division of application DE 3335657
US 5369734	A	EN			Continuation of application US
1983576982					Continuation of application US
1986911069					Continuation of application US
1986911069					Continuation of application US
1986911069					Continuation of application US
1986911069					Continuation of application US
DE 3348475	C2	DE			Division of application DE 3335657

US 6307540 B1 EN
1983536982

1987110538

1990556310

1993011701

1994197481

Division of patent DE 3335657
Continuation of application US

Continuation of application US

Continuation of application US

Continuation of application US

Continuation of application US

US 6329970 B1 EN
1983536982

1987110538

1990556310

1993011721

1994197481

Continuation of patent US 5977954
Continuation of application US

Continuation of application US

Continuation of application US

Continuation of application US

Continuation of application US

Division of patent US 5977954

Alerting Abstract DE A

An indicator is provided for any alerting signal information, relating to image processing. A keyboard is associated with the indicator, and a memory stores required information signals.

A control device operates the indication of image transmission for information to the indicator. A second indication may be provided for further information signals as required for additional signals displayed by the first indicator. Further image processing input may be provided, while

a memory stores such input signals. The signal in the memory may be changed by a special device. The system interface for operation and is suitable for facsimile equipment, processors and other processors.

Equivalent Alerting Abstract DE C

The image processing system has a keyboard for entering the image processing parameters. Each of the keyboard keys (211) is used for several different functions. The function of each key is indicated by an

associated display (202). The function is altered after each operation of the function key (211) with the function key (211) in the parameter

entering successive operation of a function key (211).

The control image processing parameters have a number of stored and read out by operation of a function key (211) associated

with a respective store. Difference in information for stored image processing parameters may be held in different storage locations.

USE - For selecting copy format as copy mode or filter option.
USE - (pp)

Equivalent Alerting Abstract US A

The image processor system comprises a printer and a reader which are mechanically and functionally separated in such manner that they can be

used independently of each other and to transmit an image information

is possible in between. The reader is under an operating unit which cooperates with the printer to perform the functions such as the image

operation function, the image transfer function, the resetting function and the image quality processing function. In addition to a function of a conventional copier, the operating unit consists of a purpose portion, and a soft key portion which is used for optional

creating the copy transfer functions and having function keys and displays corresponding to the keys.

The displays are adapted to display signals which are sent to a user in

cooperation with a driver, CPU and a control unit. A function key preset key

portion is used for registering, reading and resetting the image transfer

function and having a standard modification key, a soft key and a preset

key display corresponding to the function and a soft key display the result of the operation.

Title: A/INDEX Terms: Conditional Transfer; IMAGE; PHOTOCOPY; PHOTOCOPY; FACSIMILE; TRANSMIT; PROCESS; SIGNAL; INDICATE; ALF; COPY; KEYBOARD; REPLY; MEMORY

Class Codes

International Classification (Main): G06F 15/00, G06F-00 /00, G06F-003/00

, G06F 015/00, H04N-001/00

(Additional/Secondary): G06F-003/16, G06F 017/5, G06F-011/00, G06F-015,

, G06F 001/00, G06F 001/00, H03H-011/00, H03M-011/00, H03N-001/387,

H04N-011/00, H04N-011/00, H04N-011/00

US Classification: G06F 15/00, G06F 011/00, G06F 015/00, G06F 001/00, G06F 003/16, G06F 017/5, G06F 011/00, G06F 015/00, H03H-011/00, H03M-011/00, H03N-001/387, H04N-011/00, H04N-011/00, H04N-011/00

File No: 100-100000-100000

DW: 100-100000-100000; 100-100000-100000

Main: 100-100000-100000; 100-100000-100000

...the receiving signal indicator with a signal indicator, and
required
signal indicator

Alerting Abstract: A/INDEX Terms: Conditional Transfer; IMAGE; PHOTOCOPY; PHOTOCOPY; FACSIMILE; TRANSMIT; PROCESS; SIGNAL; INDICATE; ALF; COPY; KEYBOARD; REPLY; MEMORY

operating
function, the image transfer function, the printing function
and
the image quality processing function, in addition to a function
of
a conventional copier. The operating unit consists of a general
purpose
key portion, a soft key portion, a display portion, a display
the
copy transfer function, an having the image transfer displays
corresponding to the image transfer function, a display key
label and message section in cooperation with a CPU and
controller and a function key portion which is used for
registering, loading and resetting of image transfer functions and
having a standard mode return key, print keys and a key
displays
corresponding to the reset keys and...

...An image processing system comprises a printer and a reader which
are
mechanically and functionally separated from each other so that they
can
be used independently of each other and the transfer of image
information is possible between them. The system includes an operating
unit which is used for operating the printer and the reader, such
as
the image processing function, the copy transfer function, the
printing function and the image quality processing function, in
addition to a function of a conventional copier. The operating
unit
consists of a general purpose key portion, a soft key portion which
is
used for operating the copy transfer function, and having
function key labels and display message section and a display
display
being associated with the key labels and message section in
cooperation
with a CPU and controller, a standard mode return key
portion
which is used for registering, loading and resetting of the image
transfer
function and a print key and a key displays corresponding to the
print
key and keys corresponding to said reset keys and adapted to display
the
reset...

...An image processing system comprises a printer and a reader which
are
mechanically and functionally separated from each other so that they
can
be used independently of each other and the transfer of image
information is possible between them. The system includes an operating
unit which is used for operating the printer and the reader, such
as
the image processing function, the copy transfer function, the
printing function and the image quality processing function,

in addition to a function of a conventional copier. Said operating unit consists of a generally known keyboard and a soft key section which is used functionally to enter the commands for functions and having function keys and displays corresponding to the said functions, said displays being adapted to display a label and a number corresponding to the command with a server, CPU and controller; said soft key section comprises a key portion which is used for registering, reading and recording the image transfer functions and having a standard mode row in key, preset keys and preset key displays corresponding to said functions and a light display the reset position.

...An image processing system comprises a printer and a reader which are mechanically and functionally separate from each other so that they can be used independently of each other and the transmission of image information is possible therebetween. Said reader includes an operating unit which cooperates with the printer to perform the functions such as the input operating function, the image transfer function, the presetting function and the image output function, in addition to a function of a conventional copier. Said operating unit consists of a generally known keyboard and a soft key section which is used functionally to enter the commands for functions and having function keys and displays corresponding to the said functions, said displays being adapted to display a label and a number corresponding to the command with a server, CPU and controller; said soft key section comprises a key portion which is used for registering, reading and recording the image transfer functions and having a standard mode row in key, preset keys and preset key displays corresponding to said functions and a light display the reset position.

CLAIMS

1. An image processing system, which comprises a printer and a reader which are mechanically and functionally separate from each other so that they can be used independently of each other and the transmission of image information is possible therebetween. Said reader includes an operating unit which cooperates with the printer to perform the functions such as the input operating function, the image transfer function, the presetting function and the image output function, in addition to a function of a conventional copier. Said operating unit consists of a generally known keyboard and a soft key section which is used functionally to enter the commands for functions and having function keys and displays corresponding to the said functions, said displays being adapted to display a label and a number corresponding to the command with a server, CPU and controller; said soft key section comprises a key portion which is used for registering, reading and recording the image transfer functions and having a standard mode row in key, preset keys and preset key displays corresponding to said functions and a light display the reset position.

2. An image processing system, which comprises a printer and a reader which are mechanically and functionally separate from each other so that they can be used independently of each other and the transmission of image information is possible therebetween. Said reader includes an operating unit which cooperates with the printer to perform the functions such as the input operating function, the image transfer function, the presetting function and the image output function, in addition to a function of a conventional copier. Said operating unit consists of a generally known keyboard and a soft key section which is used functionally to enter the commands for functions and having function keys and displays corresponding to the said functions, said displays being adapted to display a label and a number corresponding to the command with a server, CPU and controller; said soft key section comprises a key portion which is used for registering, reading and recording the image transfer functions and having a standard mode row in key, preset keys and preset key displays corresponding to said functions and a light display the reset position.

3. An image processing system, which comprises a printer and a reader which are mechanically and functionally separate from each other so that they can be used independently of each other and the transmission of image information is possible therebetween. Said reader includes an operating unit which cooperates with the printer to perform the functions such as the input operating function, the image transfer function, the presetting function and the image output function, in addition to a function of a conventional copier. Said operating unit consists of a generally known keyboard and a soft key section which is used functionally to enter the commands for functions and having function keys and displays corresponding to the said functions, said displays being adapted to display a label and a number corresponding to the command with a server, CPU and controller; said soft key section comprises a key portion which is used for registering, reading and recording the image transfer functions and having a standard mode row in key, preset keys and preset key displays corresponding to said functions and a light display the reset position.

input
of an instruction to the said display means to change the displayed
information on the display, the label is linked to the current sub-
instruction
for the manually operable portion of the said information
being
displayed in such a manner that it periodically corresponds to said
manually operable portion.

An image processing system having an operating section which
includes a manually operable portion for which is provided a
different

sub-instructions in line with such a different instruction to the
system
and an active display means for displaying information which relates
to
the said manually operable portion of the said system and
which is linked to the said manually operable portion or provided a
control and operable display means for the said manually operable
display means to change the displayed information on the display by the label
to
indicate the current sub-instruction for which the manually operable
portion is operable, said information being displayed in such a manner
that
it periodically corresponds to said manually operable portion.

An apparatus for illustrating a magnification setting of a
photocopying machine comprising: a magnification/rotation apparatus
containing as part of the magnification/rotation determination means
for
determining a magnification ratio based on the size of an
image
being copied and a copy paper size; a storage means for storing in
respective memory locations a plurality of selected data words
indicative of a selected magnification/rotation ratio
and the size of a reproduced image; a selection means for selecting
a
respective one of the memory locations; a magnification control means
for
reading the data word stored in the respective selected memory
location
and for setting the magnification ratio of the apparatus according to
the data word
means for determining a magnification ratio based on the respective memory
location
indicative of a selected magnification/rotation ratio in a
selected
one of the memory locations; a magnification control means for
locating the magnification ratio from the data word stored in the
location which exists in a selected memory location; and means for changing the
data word stored in the selected memory location to a modified
data word representing a selected magnification/rotation ratio
in
the magnification control means.

means for providing a magnification ratio of a copy of an original
material according to the material,

comprising a reading unit for optically reading the original image to be reproduced on the screen of the reader, said display means having a plurality of display positions capable of displaying contents, and for displaying plural functional information relating to one of i) a single image production operation to photo-

...corresponding to the plurality of positions of said display means functional input means for inputting additional functional information, including functional information for controlling reproduction of the original image on the...

...corresponding to the plurality of positions of said plurality of input means and being physically separate from said plurality of input means control means for inputting additional functional information relating to the single image production operation to photo-electrically reproduce the...

...display of the recording material on the screen of said plurality of input means, the input functional information corresponding to display means responsive to a particular one of said plurality of input means corresponding to the display position and for controlling displaying of an additional message receiving input of additional functional information from said functional input means to generate the single image production operation...

...the original image on the screen of the reading unit is executed in accordance with the functional information from said plurality of input means to input additional functional information from said additional input means an arrangement means for photo-electrically transducing an image...

...image read by said reading unit to the screen of the recording material the functional information to be input to the display means in accordance with the input functional information to be input to additional functional information for means...

...the input functional information to be input to the display unit for the single image production operation to photo-electrically reproduce the original image on the screen of the reader...

units
is smaller than the number of parameters to be displayed on said
display
unit, wherein said display unit is capable of changing the displayed
contents and displaying plural kinds of parameters for the information
processing; memory means for storing a selected parameter group which
includes plural kinds of parameters...

...where the single instruction parameter is selected from said
register
means...

...parameters as a parameter group necessary for executing one
information
processing operation in response to a register instruction, said
register
means registering the plural kinds of parameters using an operation
button

...operation/display control means for controlling a display on the
display
screen in accordance with the register instruction so that a guidance
message information is displayed at a position on the...

...select a single one of said plural input means to which the
parameter
group will be registered wherein said display control means controls
the
display on the display screen such that

20/62, 1/17 (Item 11 from file: 370)
 DIAL: 100 File 150: 100 WPI
 (c) 1984 The Thomson Corporation. All rights reserved.

0003037248

WPI Acc No: 1984-147821/100170

Related WPI Acc No: 1987-356745; 1984-147821; 1984-153991; 1984-172414;
 1984-178193

Microcomputer with multiple-register processor - has addressable
 memory
 locations and uses instructions having same bit size and format,
 with
 reduced decoding delay

Patent Assignee: EDWARDS J (EDWARDS J LTD (INTL)); MAY M D
 (MAY M D)

STAFF: ELECTRONICS (100 A); MAY M D (100 A)

Inventor: MAY M D J; MAY M D (INTL)

Patent family (20 patent); 100 copies

Patent Application

Number	Kind	Date	Number	Kind	Date	Update
EP 11 642	A	19840613	EP 12 33071	A	19841113	198424 B
			EP 12 33070	A	19841113	
			EP 12 33071	A	19841113	
			EP 12 33072	A	19841113	
			EP 12 33073	A	19841113	
			EP 12 33074	A	19841113	
			EP 12 33075	A	19841113	
US 40 000	A	19714	US 40 000	A	19714	198730 E
DE 3 000	G	19714				198742 E
DE 3 000	G	19714				198743 E
US 40 000	A	19714	US 40 000	A	19714	198746 E
US 40 000	A	19714	US 40 000	A	19714	198809 E
DE 3 000	G	19714				198815 E
DE 3 000	G	19714				198828 E
EP 1 111	P	19714	EP 1 111	P	19714	198838
NCE						
			EP 1 111	P	19714	
			EP 1 111	P	19714	
			EP 1 111	P	19714	
			EP 1 111	P	19714	
			EP 1 111	P	19714	
DE 3 000	G	19714				198844 E
US 40 000	A	19714	US 40 000	A	19714	198916 E
US 40 000	A	19714	US 40 000	A	19714	199046 E
US 40 000	A	19714	US 40 000	A	19714	199130 E
US 40 000	A	19714	US 40 000	A	19714	199337 E
			US 40 000	A	19714	
			US 40 000	A	19714	
JP 60 151	A	19714	JP 60 151	A	19714	199442 E
US 40 000	A	19714	US 40 000	A	19714	199543 E
			US 40 000	A	19714	
			US 40 000	A	19714	
			US 40 000	A	19714	
US 40 000	A	19714	US 40 000	A	19714	199612 E
			US 40 000	A	19714	
			US 40 000	A	19714	
			US 40 000	A	19714	

US 50 10	A	19900410	US 1 355202	A	19901116	199620	E
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
US 6414308	B1	20010701	US 1 355202	A	19901116	200248	E
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
US 20 1541	A		US 1 355202	A	19901116	200316	E
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		
			US 1 355202	A	19901116		

Priority Applications (pat., kind, date): 19821126

Patent Details

Number	Kind	Class	Fig	Pub	Filed	Notes
EP 11 611	A	11	107	1990		
Regional Designated States, origin	DE	FR	GB	IT	NL	
EP 11 611	B					
Regional Designated States, origin	DE	FR	GB	IT	NL	
US 50 1093	A	EN	42	18	Continuation of application	US
10-3553027						
						Division of application US
19869 8380						
						Division of patent US 4967326
JP 61 0551	A	GA	45			Division of application JP
1983211453						
US 50 26 11	A	EN	41	18	Continuation of application	US
10-3553027						
						Division of application US
19869 8380						
						Division of application US
1990 11 11						
						Division of patent US 4967326
						Division of patent US 5243698
US 5401359	A	EN	42	18	Continuation of application	US
10-3553027						
						Division of application US
19869 8380						
						Division of application US
1990 11 11						
						Division of patent US 4967326
						Division of patent US 5243698
US 50 10 11	A	EN	40	18	Continuation of application	US
10-3553027						

1986128380		Division of application US
1990000001		Division of application US
US 6811503	B1 EN	Division of patent US 4967326
198503027		Division of patent US 5243698
1986938890		Continuation of application US
		Division of application US
1990000001		Division of application US
198566489		Continuation of application US
1985002295		Continuation of application US
		Division of patent US 4967326
		Division of patent US 5243698
US 2000034544	A1 EN	Continuation of patent US 5491359
1985033027		Continuation of application US
1986903380		Division of application US
1990000001		Division of application US
198500189		Continuation of application US
1985402295		Continuation of application US
198500225		Continuation of application US
		Division of patent US 4967326
		Division of patent US 5243698
		Continuation of patent US 5491359
		Continuation of patent US 6414368

Abstract EP A

The microcomputer comprises a processor and a memory, the processor being able to execute a number of operations in response to program instructions. Each instruction is of a fixed size and has the same format of bit positions, predetermined positions being function bits designating a required function, and predetermined positions containing data designating bits.

The processor includes a number of registers in which selected by data transfer appts. one being an operand register. A temporary memory has a location to respectively receive the first and second bits. The transfer appts. includes circuitry for loading the instruction into the temporary memory and for loading bits from the temporary

store
location into the open register. A device is provided for
controlling
the transfer appts. and registers, a list of function
bits
in the first temporary memory location.

Equivalent Alerting Abstract US A

The microcomputer system comprises a single integrated circuit device
providing a processor and memory.

The processor is arranged to execute a series of operations on data
in
response to a program consisting of several instructions for
sequential
execution by the processor.

Each instruction comprises a set of function bits which designate
a
required function to be executed by the processor.

The processor includes several registers with data transferred to and
from the registers.

Each instruction is received and loaded and loaded into one of the
processor registers.

Data transfer and registers responsive to the function bits are
controlled to cause the processor to operate in accordance with the
function bits.

The memory comprises an array of memory cells providing at least
one

K bytes of RAM for storing a program to be executed by the processor.

ADVANTAGE - Improved efficiency and throughput of microcomputer.

AL 1000000 - (11pp)

Equivalent Alerting Abstract US A

A memory space is established within the memory of the process,
comprising several addressable memory locations. A first location
pointer

is contained in a first register employing one or more second registers
for

storing variables or other data used in the process.

Instructions from the memory are obtained in accordance with the
program, each instruction having a data portion and a function
portion. The function portion has its associated data a selected
function from a set of selectable functions. The function set
includes

a type of function portion of the instruction. Part of the data
portion

having a length less than the number of bits which would be required
to

address each of each of the addressable memory locations.

The function portion is increased in size to a sufficient size to
available

memory location.

ADVANTAGE - (11pp)

Equivalent Alerting Abstract US A

The microcomputer includes a first register for storing a first

Program

can be stored in the on-chip RAM. One local variable of each process to be executed is a workspace pointer (WPT), and each process has a respective workspace identified by its WPT. For each process, addressing of other variables is relative to the current WPT. The WPT is stored in a workspace pointer register (WPT-REG). Memory addresses are formed by combining the contents of the WPT-REG with the register address and the offset.

or the contents of the A register and the operand register. Scheduling and descheduling of processes is achieved by forming a linked list within the several workspaces for the active processes. Each workspace identifies the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that process. Each microcomputer chip can be connected serially to other such chips and a respective global only bus which carries only functional channels. Each channel has two registers, one for process identification and one for data. Communications are synchronized.

(4)

Equivalent Alerting Abstract US A

The microcomputer comprises a memory and a processor to execute a number of concurrent processes and are connected to them. The microcomputer includes a local bus for identifying a current process as well as a collection of processes awaiting execution. Processes may be added to the collection. A next process indicator is provided to indicate the next process to be executed.

A communication bus, which is a global bus, is provided between conventional processes and the microcomputer or integrated microcomputers. The system is a microcomputer process scheduling it to the collection or terminating execution of the current process.

(4)

Equivalent Alerting Abstract US A

The method involves communicating data between process in an array of computer.

The microchip of the present invention provides a set of on-chip RAM combined with a shared bus which is a local bus. The bus is a shared bus and is used for communication and data transfer.

Each microchip of the present invention provides a register for synchronizing the process and a next process indicator which is a next process indicator.

Each microchip of the present invention provides a register for synchronizing the process and a next process indicator which is a next process indicator. Each microchip of the present invention provides a register for synchronizing the process and a next process indicator which is a next process indicator. Scheduling and descheduling of processes is achieved by forming a linked list within the several workspaces for the active processes.

active process.

Each workspace identifies the next process to be executed and the next

instruction for its own process.

ADVANTAGE - enables computer to operate concurrently with other computers.

ADVANTAGE - (10,p)

Equivalent Alternating Abstract US A

In the system different microcomputers on an integrated circuit chip with an on-chip memory use a link network that holds a sequence of instructions for execution in an on-chip processor.

The RAM is protected from noise from one of transistors that operate independently of the RAM.

Generally, the configurations involve or refer to a substrate with first

and second isolation regions, or first and second

isolation walls, or first isolation

ADVANTAGE - forming a chain of networks of microcomputers with rapid communication between concurrent processes

ADVANTAGE - (10,p)

Equivalent Alternating Abstract US A

The microcomputer includes an integrated circuit device with processor

and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers. The links include message synchronization and permit creation of networks of microcomputers.

A circuit controls a data transfer device and registers, and responds to

function bits to cause the device to operate in accordance with the bits. The function bits include one or more functions which cause the

control circuit to load the values into the temporary memory of the communications links. This is so that message transmission through the links can be synchronized.

ADVANTAGE - provides rapid communication between concurrent processes.

Equivalent Alternating Abstract US A

A microcomputer circuit including an on-chip processor and an on-chip memory

on a single integrated circuit chip having a substrate of semiconductor material of a first type and a second type. The memory comprises storage

locations including a high-density RAM of memory cells having at least 1K

bytes of storage, said microcomputer including:

(a) an instruction register circuit for storing instruction storage

locations to obtain program instructions from memory

(b) an instruction register circuit for said instruction storage locations to obtain said instructions from said locations,

(c) an instruction register circuit for said instruction

...Data transfer and register responsive to the function bits are controlled to cause the processor to operate in accordance with the function bits...

...The memory circuit is composed of memory cells providing at least one Kbytes of RAM for storing a program to be executed by the processor...

...A workspace is established within the memory for the process, comprising several addressable memory locations. A first location pointer is contained in a first register employing one or more...

...Instructions from the memory are obtained in accordance with the program, each instruction having a data portion and a function portion. The function portion has bits which indicate a selected function from a set of selectable functions. The function set includes a types of function of the instructions. Each of the data portions has a bit length less than the number of bits which would be required to address directly each of the addressable memory locations...

...ADVANTAGE - Increased operating speed. Efficient use of available memory space...

...The microcomputer includes an of RAM, R/L registers and an ALU. Program can be stored in the on-chip RAM. The local variable of each process is...

...relative to the current WPTR, which is stored in a workspace pointer register (WPTR REG). Memory address locations are formed by combining the contents of the workspace pointer register and the...

...indicates the workspace pointer of the next process to be executed. Each reference contains in memory the location of the next instruction to be executed for that respective process. With microcontroller chip, the on-chip RAM and ALU...

...The microcontroller can store memory and data results to execute a number of microprograms or instructions...

...The single-chip microcomputer has program stored in on-chip RAM confined by a shared communication line and an input channel and an output channel...

...Constant bit size instructions have control and data portions...

...The microcontroller initiates the next process to be executed and the next...

instructions for its own use...

...The system different configurations of a microcomputer, an integrated circuit chip with an on-chip memory use high density RAM that holds a sequence of instructions for execution by an on-chip processor...

...The microcomputer includes an integrated circuit device with processor and communication link array to provide non-shared communication link of other microcomputer...

...A circuit controlling data transfer device, which includes, and responds to function bits to cause the processor to operate in accordance with the bits. The function bits include control bits which cause the control circuit to load pointer values into the temporary memory of the communications link. This is so that message transmission through the links can be...

...A microcomputer includes an on-chip processor and an on-chip memory on a single integrated circuit chip having a substrate of semiconductor material of a first type, the substrate on which a layer comprises storage locations including a first location of memory cells, each at least 16 bytes in size, said microcomputer includes...

...An instruction pointer circuit for loading instruction storage locations to contain program instructions, then allow...

...An instruction receiving circuit coupled to said instruction storage locations for loading said instructions from said locations...

...An instruction receiving circuit coupled to said instruction receiving circuit for loading said instructions from said instruction receiving circuit...

...The same type of material as that of said substrate and containing all of said memory cells and said high density...

Title to said invention: Additional Word MEMORY ; ...
... THE MICROCOMPUTER

Original Publication Data by Authority

Original Abstracts:

Microcomputer includes a processor or rises in integrated circuit device

having addressable memory locations and a processor with a plurality of registers (60, 61, 62-64, 65-74) arranged for sequential execution of a plurality of instructions each instruction being of the same bit size as having the same format of bit positions, one set of bit positions being for data bits and other bit positions being data bits.

Such instructions enable the processor to operate with a reduced number of registers (60, 63, 65-67, 69-74) and reduced time delay in decoding instructions.

...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar units of other microcomputers.

...A microcomputer, which is a single chip microcomputer includes 4K of RAM, 16 registers and an ALU. Program instructions are stored in the on-chip RAM. The microcomputer has local variables for each process.

...The register to the current value, which is a register address pointer register (PTR, RG). Instructions are contained in a file, having a function portion and a data portion loaded, respectively, into an instruction buffer (IB) and an operand register (OREG). Memory address locations are formed by combining the contents of the workspace pointer register and the...

...of the new use of the A Register and the operand register. A set of "direct" instructions load data from REG. "Indirect" instructions use the OREG register as a base address for other functions. Addressing data from registers other than the operand register via "prefixing" instruction (PREFIX) developed. Operations having long bit lengths. Scheduling and scheduling of processes are achieved by...

...The address of the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that respective process. "last pointer" register of the ALU to be used in...

...A microcomputer, which is a single chip microcomputer includes 4K of RAM, 16 registers and an ALU. Program instructions are stored in the on-chip RAM. The microcomputer has local variables for each process.

...The register to the current value, which is a register address pointer register (PTR, RG). Instructions are contained in a file, having a function portion and a data portion loaded, respectively, into an instruction buffer (IB) and an operand register (OREG). Memory address locations are formed by combining the contents of the workspace pointer register and the...

address is obtained by combining the contents of the workspace pointer register and the...

...for the contents of the register and the operand register. A set of "direct" functions obtain data from OREG. "Indirect" functions use the OREG contents to identify other functions obtaining data from registers other than the operand register. A "prefetch" function (PFEX) develops open chain long bit long. Scheduling and handling of processes are described below.

...identify the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that respective process. A "list pointer" register (LPTX REG.) generates instructions. A programmable, high speed, single chip microcomputer includes 4K of RAM, 16 registers and an ALU. Program code is stored in the on-chip RAM. The main local variable of each process is...

...relative to the current WSP, which is stored in a workspace pointer register (WSP REG.). Instructions are contained in the workspace having a function number and a long bit long loaded as an operand. Memory addresses are obtained by combining the content of the workspace pointer register and the...

...for the contents of the register and the operand register. A set of "direct" functions obtain data from OREG. "Indirect" functions use the OREG contents to identify other functions obtaining data from registers other than the operand register. A "prefetch" function (PFEX) develops open chain long bit long. Scheduling and handling of processes are described below.

...identify the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that respective process. A "list pointer" register (LPTX REG.) generates instructions. A programmable, high speed, single chip microcomputer includes 4K of RAM, 16 registers and an ALU. Program code is stored in the on-chip RAM. The main local variable of each process is...

...Scheduling long bit long with program stored in on-chip RAM contains long bit long. Link code is long bit long. Character and long bit long.

...Each processor on a chip is a workspace. Constant bit patterns have functional portions. Scheduling/decoding of instructions in each microcomputer occur by forming a list...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers...

...A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers...

Claim 1
The microcomputer comprises a processor and a memory, the processor being able to execute a number of operations in response to program instructions, each instruction is of the same bit size and has the same set of bit positions, predetermined bit positions being function bits, indicating a required function, other predetermined positions contain control bits...

...A set of registers internally directed by data transfer appts. one being an open register, the other memory, the first register to respectively receive data from the first register. The data register includes circuitry for loading each instruction into the memory and for shifting bits from the memory temporary storage into the open register, the first register provided for controlling the transfer of data from the memory to the first register, the first register...

...A set of registers internally directed by data transfer appts. one being an open register, the other memory, the first register to respectively receive data from the first register. The data register includes circuitry for loading each instruction into the memory and for shifting bits from the memory temporary storage into the open register, the first register provided for controlling the transfer of data from the memory to the first register, the first register...

the binary address of each process, the address comprising a plurality of bits, the memory locations being in a linear order, the system being able to be loaded with the program and establishing a first register.

The system of the present invention, which includes a first register containing said program, receiving a signal from said memory, and a set of instructions, each having the same bit length, the instructions being in a linear order, the speed of operation and improvement of the use of memory, and of said instructions.

having a data portion and a function portion selected from a set of selected functions, (b) each of said data portions having a 1-bit length;

less than the number of bits which would be required to a direct binary;

each of said data portions having a memory location; (c) in response to an instruction of a first type, combining the contents of said first register with said data portion of said instruction to define a memory address;

and (d) in response to an instruction of a second type, combining the contents of said first register with said data portion of said instruction to define a memory address;

and (e) in response to an instruction of a third type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a fourth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a fifth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a sixth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a seventh type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of an eighth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a ninth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a tenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of an eleventh type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a twelfth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a thirteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a fourteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a fifteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a sixteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a seventeenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of an eighteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

in response to an instruction of a nineteenth type, combining the contents of said first register with said data portion of said instruction to define a memory address;

the first or second type depending on whether...
...with said integrated circuit device or on a distinct integrated
circuit
device, the sequence of instructions is program incorporating
said
code instructions being the same as that of said type of
characterized by a... address...

...A microcomputer comprising an on-chip... and an on-chip
memory
on a single integrated circuit chip having a substrate of semiconductor
material of a first type, wherein said on-chip memory comprises
storage
locations including a high density RAM of memory cells having at
least X
bytes of storage, said... including... instruction
point circuit for addressing instruction storage locations to
obtain
program instructions; therefore; (b) an instruction receiving
circuit
coupled to said instruction storage locations for receiving said
instructions from said locations; (c) an instruction decoder circuit
coupled to said instruction receiving circuit for decoding
instructions
received by said instruction receiving circuit; and a plurality of
on-chip... and... circuitry... independently of
the...

...with... of... that of... and containing
all
of... memory cells of said high density RAM; for a second
is... from said...
...coupling... and
an
on-chip... memory... on a single integrated circuit chip having a
substrate of semiconductor material of a first type, wherein said on-
chip
writing memory comprises a high density array of memory cells
having
at least X bytes of storage, said integrated circuit chip including
(a)
memory... of said... a plurality of
additional
on-chip... circuitry... independently of the
operation of said...; (c) a... on said
chip... said memory cells
of
said... and; (d) a... on said
chip...

...including some of said additional circuitry which is operable
independently of said...; (e) an
isolated... as...
said
... located at...
in...
where... chip as

said independently operating additional transistors and...

...An integrated circuit chip comprising an on-chip processor, an on-chip ROM holding micro-instructions for the processor and an on-chip writable memory on a single integrated circuit chip having a substrate of semiconductor material of a first type, wherein said on-chip writable memory comprises a high density array of memory cells having at least one of the following characteristics: (a) memory array; (b) plurality of additional on-chip transistors operable independently of the operation of said memory array; (c) first isolation region on said chip, said first isolation region containing all of said memory cells of said high density memory array; (d) a second isolation region on said chip, separate from said first isolation region.

...containing some of said additional transistors which are operable independently of the operation of said memory array, and (e) an isolation region between said first and second isolation regions, whereby said high density memory array is located on the same chip as said independently operating additional transistors and...

...An integrated circuit chip comprising on-chip logic memory and an on-chip writable memory on a single integrated circuit chip having a substrate of semiconductor material wherein said on-chip writable memory comprises a high density array of memory cells having at least 1 K bytes of storage, said integrated circuit chip including: (a) memory array; (b) a plurality of additional on-chip transistors operable to store data on said on-chip writable memory; (c) at least one separate pin on the chip for connection to other chips.

...containing a plurality of additional on-chip transistors operable independently of the operation of said memory array, and (e) an isolation region between said first and second isolation regions, whereby said high density memory array is located on the same chip as said independently operating additional transistors and...

memory is located on the same chip as said independently
operation,
address bus is...

Set	Items	Description
S1	1471788	CALLAND? ? OR INSTRUCTION? ? OR PROGRAM? OR PROGRAMME? ? OR CODE? OR CODING? OR FUNCTION?
S2	378164	S1(5N) (MERC??? OR FUSE? ? OR FUSING OR UNIFY? OR UNIFY? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I- INCORPORAT?)
S3	1227331	ENTEN? OR PREDICAT? OR PREFIX? OR PRE(?) (FIX???) OR SUFFIX? OR REL? OR MODIF?
S4	275954	S2 AND C3
S5	31061	S4(4N) (STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE- P??? OR UNIT??? OR UPDAT?)
S6	674975	DIFFER? OR MAJOR? OR CACHE? OR CACHING? OR ISSUE?
S7	102649	C3(3N) (SPECIE? OR INDICAT? OR DESIG? ? ? ? ? ? OR NECESS?
S8	221053	OR CERTAIN? (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) (5N) (EQUAL? - OR AT(?) LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR)
S9	20002	(WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS) (5N) (EQUAT? OR ALIKE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMM- NT?)
S10	13173	S2(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S11	13116	S2(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS))
S12	23	S5(100N) S6(100N) S8(100N) S9(100N) S10(100N) S11(100N)
S13	20	AY=2007 OR AY=2007 (2007 OR AY=2007)
File 348: EUROPEAN PATENTS 1978-2007/ 200738 (c) 2007 European Patent Office		
File 349: PCT PATENT 1979-2007/US=20070913UT=20070906 (d) 2007 WIPO/Thomson		

13/5, 8/7 (13/5, 8/7 from file: 348)
DIALOGUE DE LA DIRECTION DES RESEAUX
(c) 2007 European Patent Office. All rights reserved.

02055069

Routing and forwarding table management for network processor architectures

Verwaltung von Routing- und Weiterleitungstabellen für

Netzwerkprozessorarchitekturen

Gestion d'une table d'acheminement et de reacheminement pour des

architectures de processeur de reseau

PATENT ABSTRACT:

Railway Innovation Communications Software Division, Ltd. (4440140),
1500

NW 118th Street, Des Moines, IA 50325, (US), (Applicant designated
States: all)

INVENTOR:

Schneider, Carl, 1500 NW 118th Street, Des Moines IA 50325, (US)

Lynch, David, 1500 NW 118th Street, Des Moines IA 50325, (US)

Steen, Rick, 1500 NW 118th Street, Des Moines IA 50325, (US)

LEGAL REPRESENTATIVE:

Patentanwalt Heisteretter, Schurack & Skora (102941), Balanstrasse 57,
81141 München, (DE)

PATENT (Cl. No. Kind. Date): EP 1657633 A1 06 317 (1998)

APPL. (Cl. No. Date): EP 2006/0101 02 11 (2006)

PRIOR. (Cl. No. Date): EP 15061 01 11 (2001)

DESIGNATED STATES: AT; BE; BG; CH; CY; CZ; DE; DK; EE; FI; FR; GB;
GR;

HU; IE; IL; IT; JP; KR; LT; LU; LV; MC; NL; NO; PT; RO; SE; SI; SK; TR

EXTENDED PATENT STATES: AL; BA; HR; MK; YU

RELATED PATENT NUMBER(S) - EP (IN):

EP 15061 01 11 (2001)

INTERNATIONAL CLASSIFICATION (C + ATTRIBUTES):

IPC - Rev. 3.0, Classification Status Version Action Index Office:

G06F12/02 20060101 20060322 H EP

ABSTRACT OF THE INVENTION:

A computer system having a network processor comprising a core processor and at least one microengine in operative communication with

the processor is provided. A table comprising a plurality of entries with information associated therewith is built, wherein the entries are organized hierarchically according to an LC-Trie

compression

algorithm operating on the IP addresses. An information packet is received with the network system, wherein the information packet has

destination information associated therewith. The table is searched using

an LC-Trie search algorithm to find a match between the IP address of an

entry in the table and the destination IP address of the information packet. The information packet is transmitted to a next hop IP

address.

provided to accommodate communication between the core processor and
mini engine of the network processor.

ABSTRACT WORD COUNT: 145

NOTE:

Figure number on first page: 4

LEGAL STATUS (Type, Date, Kind, Text):

Application: 20511 A1 Published application with search report

Change: 205114 A1 Title of invention (German) changed:

20060114

Change: 205114 A1 Title of invention (English) changed:

20060114

Change: 2060614 A1 Title of invention (French) changed:

20060114

Change: 2060613 A1 Title of invention (German) changed:

20060113

Change: 2060613 A1 Title of invention (English) changed:

20060113

Change: 2060613 A1 Title of invention (French) changed:

20060113

Change: 2061008 A1 Title of invention (German) changed:

20061108

Change: 2061008 A1 Title of invention (English) changed:

20061108

Change: 2061008 A1 Title of invention (French) changed:

20061108

Change: 2070124 A1 Title of invention (German) changed:

20070124

Change: 2070124 A1 Title of invention (English) changed:

20070124

Change: 2070124 A1 Title of invention (French) changed:

20070124

Change: 2070125 A1 Title of invention (German) changed:

20070125

Change: 2070125 A1 Title of invention (English) changed:

20070125

Change: 2070125 A1 Title of invention (French) changed:

20070125

2070125

LANGUAGES (Publication, Location, Application: English, English;

English;

FULLTEXT AVAILABILITY:

Available Text Language Update Word Count

MAIMS A (English) 200620 1484

WELS A (English) 200620 14137

Total word count - Documents A 15621

Total word count - Documents B 0

Total word count - Documents A + B 15621

...APPLICATION ...initial leaf node. For more ...see Table

3,

...the number of entries ...the

function;

...the number of bits in any context prefix along the set of

...being processed by the Build function; and pos = the first...

...Skip function that examines the first and last entry in the

subinterval for a common prefix of bits, the number of bits in

any such prefix comprises the Skip value. In the initial call to the

Build function there is no...

...a computeBranch function that examines ... of ... in the subinterval

to determine the largest number of prefix bits, discarding any

common prefix that contain all of the possible values ... that number

of ... Using the first...

13/5,K/2 Form 2 From file: 348
DIALOG(R)File P: 1000000000 PATENTS
(c) 2007 European Patent Office. All rts. reserv.

01930027

Secure transaction management

Verfahren und Vorrichtung zur gesicherten Transaktionsverwaltung

Procede et dispositif de gestion de transactions securisees

PATENT ASSIGNER:

Intertrust Technologies Corp., (2434323), 955 Steward Drive,
Sunnyvale,

CA 94 05, (US), (Applicant designated States: all)

INVENTOR:

Ginner, Karl L., 10404 43rd Avenue, Beltsville, MD 20705, (US)

Spain, Francisco J., 411 E. 4th Avenue, El Cerrito, CA 94531, (US)

Shen, Victor H., 705 Bentley Lane, Bethesda, MD 20814, (US)

Van Wie, David L., 51430 Williamette Street, 6, Eugene, OR 97401,
(US)

LEGAL REPRESENTATIVE:

Bolstad, Keith Davis Lewis (28273), BENESFORD & CO., 15 High
Hollum,

London WC1V 6BX, (GB)

PATENT (CC, No, Kind, Date): EP 1555591 (A) 060700 (Basic)

EP 1555591 (A) 051100

APPLICATION (CC, No, Date): EP 2005075672 960213;

PRICE Y (CC, No, Date): US 303107 0213

DESIGNATED STATES: AT; B; CH; DE; DK; ES; FR; GB; GR; IE; IT; LI; LU;
MC;

NI; PT; SE

RELATE PARENT INVENTION - IN (AN):

EP 861461 (EP 0122371)

INTERNATIONAL PATENT CLASS (V7): G06F-001/00; G06F-017/60

ABSTRACT EP 1555591

Method of and apparatus for assembling software elements to form
a

component assembly (100) are described. A record (110) containing
information identifying the software elements (1200, 1100, 1200,
1202,

69, to be assembled to form the component assembly is accessed. At
least

one of the software elements (100, 1100) identified by the record
comprises executable program code and at least one of the software
elements is a program (1100) comprising executable program code
and a

header (104) having an execution space identifier identifying which
of a

number of different security levels it is to be executed at
assembly

on a computer. The software elements identified by the record are
assembled to form the component assembly (100) and may, for example, be
loaded

and executed from the level of security of the component assembly
execution space. A level of security is identified, the
execution

space identifier.

APPLICANT: INTERTRUST TECHNOLOGIES CORP.

File number on first page: 23

App. citation: 15 A. A. Published a citation without a birth report

Chia: 11/11/2018 Inventor in 11/11/2018 11/11/2018

2025-04-04

20060331

20060311

2006-2006

2006 11

2003

2017

2007

3. Title of invention: Method of determining the

Change: 070.25 A2 Title of invention (German) changed:

2007: 7.5

20.7.2015

200. 1.5

Avail. Text: 1500

ATTIS A. 1990. 1990. 10 2

Form A 27-529 1946 5

Top of 1st column - Element 1

1. Leave (bid)

IX. Analysis

' VDE : A pre-existing API service integrated

in addition, the system has an enhanced set of security features calls

other than VDE function (see Figure 110). The address portion of
API
service 742 may represent VDE function...

13/S,K/3 (Item 3 from file: 343)
DIALOG(R) File 343:EUROPEAN PATENTS
(c) 1997 European Patent Office. All rts. reserv.

01613119

Method and apparatus for monitoring the performance of a computer system

Verfahren und Vorrichtung zur Leistungsüberwachung eines Rechnersystems

Methode et dispositif de surveillance de la performance d'un systeme

d'ordinateur

PATENT ASSIGNER:

Sun Microsystems, Inc., (2616592), 4150 Network Circle, Santa Clara, California 95051 (US), (Applicant designated States: all)

INVENTOR:

Camrill, Bryan, 1742 20th Street, San Francisco California 94107, (US)

LEGAL REPRESENTATIVE:

Davies, Simon Robert et al (75453), D Young & Co, 21 New Fetter Lane, London, EC4A 3DA, (GB)

PATENT (CG, No, Filing Date): EP 1321566 A2 02.09.99 (Basic)

APPLICATION (CG, No, Filing Date): EP 20325041G 13.09.99

PRIORITY (C, No, Filing Date): US 60883 02/129

DESIGNATED STATES: AT; BE; BG; CH; CY; CZ; DE; DK; EE; ES; FI; FR; GB; GR;

HU; IE; IT; LI; LU; NL; NO; PT; SE; SI; SK; TR

EXTENDED DESIGNATED STATES: AL; LT; LV; MK;

INTERNATIONAL DATE OF CLASSIFICATION: G06F-011/34

ABSTRACT EP 1321566 A2

A system and method and provided for monitoring the performance of a

computer system by dynamically interposing an instrumented trap table.

base address of a trap table, which may be contained in a trap base address register, may be changed to indicate an instrumented trap table.

An instrumented trap table may gather a variety of statistics, including

the type of trap, and an entry timestamp. An instrumented trap table may

then call a non-instrumented trap table to process the trap. A non-instrumented trap table may pass control back to the instrumented trap table to collect further statistics, for example an exit timestamp.

An instrumented trap table may then return process flow to the calling

routine. In this manner, useful performance statistics may be gathered.

The trap table may be implemented in regular software.

ABSTRACT RD 1321566 A2

NOTE:

File no. 1321566 on first page: 1

LEMMEN (CG, No, Filing Date, Kind, Text):

Applicant: Sun Microsystems, Inc. Published application without search report

LANGUAGE: English, French, German, Italian, Japanese, Spanish, Swedish;

English.

FULFILLMENT AVAILABILITY:

Available from	Document No.	Update	Word Count
...SAS A	100231		1352
...SAS A	100331		4811
Total word count - Document A			6163
Total word count - Document B			0
Total word count - Documents A + B			6163

...SAS RETURN... and entry, and the time spent in the handler will

be accumulated in a memory location specific to TLB misses.

In order to minimize the amount of knowledge the kernel must have...

...size of the TLB return entry. Rather, it executes a known instruction...

a given memory location with the %tpc in a specific register, for example, register %g7 at the present...

...and in (pre)INSTR (store)INSTR ("add %g7, 3, %g7"). Prior to execution, the program mechanism may modify this instruction such that

the instruction is the size of the TLB return entry.

...TLB return entry... TL misses from kernel... employs a...

...central processor 605 functionally coupled with the bus for processing...

information and instructions, a volatile memory (e.g., random access memory (RAM)) coupled with the bus for storing information and

instructions for the central processor 605 and a non-volatile memory (e.g., read only memory (ROM)) coupled with the bus for storing

static information and instructions for the processor 605. Computer system 100 also includes a channel or non-volatile

memory

(e.g., flash) for storing information and instructions for the central processor 605, which...

...storage device (e.g., a rotating magnetic disk) coupled with the bus

for storing information and instructions...

...and a central processor 605 coupled with the bus for optional... 630. Device...

13/1 1/4 (item 1 file: 348)
DIAMOND File 14-EUR: All PATENTS
(c) 2007 European Patent Office. All rts. reserved.

015174
VIDEO CODING METHOD AND DEVICE
VIDEO KODIERUNGSMETHOD UND -VORRICHTUNG
PROCÉDÉ DE CODAGE VIDEO ET DISPOSITIF DE CODAGE CORRESPONDANT
PATENT ASSIGNED:

Philips Electronics N.V., (200706), G. van Woudseweg 1,
5600

INVENTOR:
RUDOLPH WILCOX, Prof. Huislaan 3, NL-5656 AA HILVEREN, (NL)

LEGAL REPRESENTATIVE:

Law firm, Christian A. (44381), Philips Intellectual Property &
Standards, 155 Boulevard Hausmann, 75008 Paris, (FR)

PATENT No, Kind Patent: EP 1374095 A2 (1999.01.14)
EP 1374095 B1 (2000.01.12)
WO 2002080565 (2002.01.10)

APPL. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): EP 2002703586 (2002.01.10) (200213997
0200

PRO. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): EP 2001400916 010320; EP 2001400917 011130

DECL. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): CH: CY: DE: DK: ES: FI: FR: GB: GR: IE: IT;
LI;

INT. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z):

EXT. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): AL: IT: MK: SI: SK: TR: UA: YU:

INT. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): EP 1374095/1

INSTR. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): (V8 & ATTRIBUTION)

IPC Class. Value (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): Version 4.0.0.0 (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z):

HOCH 2007/01 (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 10050101 10021010 (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z):

NOTE:

No document is available by EPO

LEGAL REPRESENTATIVE (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z):

App. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A1 International application (Art. 158(1))

App. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 International application entering European
phase

App. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Published application (first search report

Int. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Date of request for examination: 20120229

Ext. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Date of dispatch of first examination
report: 20120307

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (first) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (second) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (third) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (fourth) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (fifth) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (sixth) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (seventh) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (eighth) changed:

20120001 A2

Class. No (C, E, F, G, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z): 20120001 A2 Title of invention (ninth) changed:

...analysis step is followed by a second pass which processes said statistics in order to modify at least the quantization step size and, thus, to perform a more harmonious distribution of bits for each macroblock of the frame.

...if the buffer is known that a maximum channel rate is exceeded so as to the buffer is limited at the encoder side, a suitable bitrate is obtained, and the MPEG-2 standard...

...efficient linearly depending on the complexity corresponding to the concerned macroblock. The complexity is equal to the product of the number of bits used for coding each macroblock and the quantization step size.

...according to an increment of...

...leading to an output bitstream, is carried out during which the quantization step size is modified for each macroblock of the frame, in order to modify the complexity.

...efficient detector (DET), described hereinafter. This detector yields a blocking artifact map which is stored and used in order to modify the statistics (complexities in the present case), now referenced by DET in Fig. 2. 1...

13/500/5 (Item 5 from file: 513)
DIALING (File 540: EUROPEAN PATENT)
(c) 1997 European Patent Office. All rts. reserv.

01290302

INITIAL STAGE OF A MULTI-STAGE ALGORITHMIC PATTERN GENERATOR FOR
TESTING IC

INITIAL

ANFAANGSSTUFE EINES MÜHRSTÜTIGEN ALGORITHMISCHEN MUSTERGENERATOR ZUR
PRÜFUNG

INITIAL-STAUFEN

ETAGE INITIAL D'UN GENERATEUR ALGORITHMIQUE A PLUSIEURS ETAGES DE
MOTIFS

UNITES POUR TESTER DES MICROCIRCUITS INTERES

PATENT A L'INVENT

UNION CORPORATION (84/194), Township Line and Union Meeting Roads
P.O.

P.O. Box 100, Blue Bell, PA 19424-0001, (US). (Priority designated
status)

INVENTOR:

Robert J. James, Vernon, 6462 W. Victoria Lane, Chandler, AZ 85226,
(US)

Robert J. Davis, 1267 E. Flintlock Place, Chandler, AZ 85249,
(US)

LEGAL REPRESENTATIVE:

NOVOTNY, Guido (Pr.-Ing. et al. 1978), Indians Hill, Piquette &
Stanley

14461 Lanchester, DE

PATENT NO. 10, Flintlock Place, Chandler, AZ 85249 (US)

EP 1 0115

EP 1 0115

EP 1 0115

WO 2001033235

APPL. NO. (CN, No, Date): EP 2000975345 (1997) NO 1000US29265

0010

PR. NO. (CN, No, Date): US 432969 1103

DESIGNATED STATES (EP, A): AT; BE; CH; CY; DE; DK; ES; FR; GB; GR;
IE;

INT. CL. CLASS. (Pub. 1): DE; 1;

EXT. CL. CLASS. (Pub. 1): AL; LT; MT; MK; 10; 1

INT. CL. CLASS. (Pub. 1): 10; 11/101

CITE. NO. (CN, No, Date): EP 5 077 7 19943001 (1994) A; US

5281

CITE. NO. (CN, No, Date): WO 1997 07 36 (A); US 4310 1 1 1997 07 36 (A); US

43 07 36

NOTE:

No A-document published by EPO

LEGAL STATUS (App. No, Date, Kind, Text):

App. No. 1000US29265 (Art. 158(1))

App. No. 1000US29265 (Art. 158(1))

App. No. 1000US29265 (Art. 158(1))

App. No. 1000US29265 (Art. 158(1))

Ex. No. 1000US29265 (Art. 158(1))

Ch. No. 1000US29265 (Art. 158(1))

2000

Ch. No. 1000US29265 (Art. 158(1))

2000

...Each TMS header in TABLE 1A is followed by a series of "1" bits which

equals the number of "1" bits that are read from the

If TMS (TMS) is 32768, the number of "1" bits that are written

in the TMS (TMS) is 32768. If TMS is 32768, the number of "1" bits that are

written is 32768. If TMS is 32768, the number of "1" bits that are written

becomes

in the TMS (TMS) is 32768. If TMS is 32768, the number of "1" bits that are

Another modification, any one of the TMS streams TDI, ETDO, and MASK

in...

[illegible]

20001201

Change: 060405 F1 Title of invention (German) changed:
 2005 1.5
 Change: 060405 B1 Title of invention (English) changed:
 2006 1.5
 Change: 060405 B1 Title of invention (French) changed:
 2006 1.5

LANGUAGE (Publication, Procedural, Application): English; English;
 English

FULLTEXT AVAILABILITY

Available Text	Language	Update	Word Count
ABSTRACT	(German)	200239	633
CLAIMS B	(German)	200239	633
CLAIMS B	(English)	200239	633
CLAIMS B	(French)	200239	633

Total word count - Document A
 Total word count - Document B 22397
 Total word count - documents A + B 22397

...S... INSTRUCTION single word WC. Instruction 36 includes an operation code

CP which identifies it as the write memory instruction, and it includes a memory address field 37a. When instruction 36 is executed by the processor 12...

...can be constructed of TTL circuit, ECL circuits, MOS circuits, and CMOS

circuits. Likewise, the memory module 13 of Figure 1 can be constructed of memory cells of any type, such as those which store data in flip-flops or...

...from running mode as described in connection with Figure 10.

...as another embodiment, the number of bits which are read...

...word in each memory module 13 can be predetermined number...

Figure 3 shows that each word in the memory module 13 consists of "x" bits, initially, it is an integer number of bits...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...

...the number of bits which are read from the...